{"id":"https://openalex.org/W2135743782","doi":"https://doi.org/10.1109/fpl.2005.1515694","title":"Felix: using rewriting-logic for generating functionally equivalent implementations","display_name":"Felix: using rewriting-logic for generating functionally equivalent implementations","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2135743782","doi":"https://doi.org/10.1109/fpl.2005.1515694","mag":"2135743782"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018961664","display_name":"Carlos Morra","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. Morra","raw_affiliation_strings":["ITIV Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","ITIV, Univ. Karlsruhe (TH), Germany"],"affiliations":[{"raw_affiliation_string":"ITIV Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"ITIV, Univ. Karlsruhe (TH), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Becker","raw_affiliation_strings":["ITIV Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","ITIV, Univ. Karlsruhe (TH), Germany"],"affiliations":[{"raw_affiliation_string":"ITIV Universit\u00e4t Karlsruhe (TH), Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"ITIV, Univ. Karlsruhe (TH), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043206848","display_name":"Maur\u00edcio Ayala-Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-0089-3905"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M. Ayala-Rincon","raw_affiliation_strings":["Departamento de Matem\u00e1tica, Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","[University of Bras\u00edlia]"],"affiliations":[{"raw_affiliation_string":"Departamento de Matem\u00e1tica, Universidade de Bras\u00edlia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"[University of Bras\u00edlia]","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037848636","display_name":"Reiner W. Hartenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Hartenstein","raw_affiliation_strings":["Fachbereich Informatik TU Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern;"],"affiliations":[{"raw_affiliation_string":"Fachbereich Informatik TU Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern;","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5018961664"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3742,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.89054778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.8722198009490967},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.8597103357315063},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7744109630584717},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6023725271224976},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.424439013004303},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33133798837661743}],"concepts":[{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.8722198009490967},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.8597103357315063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7744109630584717},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6023725271224976},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.424439013004303},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33133798837661743}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.63.4813","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.63.4813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://helios.informatik.uni-kl.de/Morra-FPL2005.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W598205067","https://openalex.org/W1486937062","https://openalex.org/W1502361557","https://openalex.org/W1546119015","https://openalex.org/W1551316447","https://openalex.org/W1583295953","https://openalex.org/W1928673936","https://openalex.org/W1973456473","https://openalex.org/W1988964526","https://openalex.org/W2030371554","https://openalex.org/W2091905929","https://openalex.org/W2111403313","https://openalex.org/W2117099910","https://openalex.org/W2120235301","https://openalex.org/W2120363575","https://openalex.org/W2134287022","https://openalex.org/W2135050419","https://openalex.org/W2147892488","https://openalex.org/W2165025860","https://openalex.org/W2346756768","https://openalex.org/W4230919050","https://openalex.org/W4239918047","https://openalex.org/W4242587360","https://openalex.org/W4245667823","https://openalex.org/W4250486818","https://openalex.org/W6630154184","https://openalex.org/W6632851613","https://openalex.org/W6704836821"],"related_works":["https://openalex.org/W2120204135","https://openalex.org/W2139396251","https://openalex.org/W1796293478","https://openalex.org/W1577544887","https://openalex.org/W2168276503","https://openalex.org/W1573537275","https://openalex.org/W2105713543","https://openalex.org/W174435416","https://openalex.org/W2132239740","https://openalex.org/W3204937561"],"abstract_inverted_index":{"FELIX":[0,80],"is":[1,26,99],"a":[2,45],"new":[3],"design":[4],"space":[5],"exploration":[6],"tool":[7,98],"and":[8,23,32,71],"graphical":[9],"integrated":[10],"development":[11],"environment":[12],"(IDE)":[13],"for":[14,35,89,101,110],"the":[15,27,36,53,61,86,97,102],"programming":[16],"of":[17,29,39,52,96],"coarse-grained":[18],"reconfigurable":[19],"architectures.":[20],"Its":[21],"main":[22],"novel":[24],"advantage":[25],"use":[28],"rewriting":[30,54],"rules":[31],"logical":[33],"strategies":[34,56],"automated":[37],"generation":[38],"alternative":[40,73],"functionally":[41],"equivalent":[42],"implementations":[43,74],"from":[44],"single":[46],"mathematical":[47],"specification.":[48],"The":[49,79,93],"user":[50],"selection":[51],"logic":[55],"to":[57,67,85],"be":[58],"applied":[59],"determines":[60],"resulting":[62],"implementations,":[63],"making":[64],"it":[65],"possible":[66],"quickly":[68],"generate,":[69],"simulate":[70],"evaluate":[72],"that":[75],"are":[76],"logically":[77],"equivalent.":[78],"system":[81],"includes":[82],"an":[83],"interface":[84],"KressArray":[87],"Xplorer":[88],"hardware":[90],"design-space":[91],"exploration.":[92],"current":[94],"version":[95],"targeted":[100],"pact":[103],"extreme":[104],"processing":[105],"platform":[106],"(XPP),":[107],"with":[108],"support":[109],"additional":[111],"architectures":[112],"planned":[113],"in":[114],"future":[115],"versions.":[116]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}