{"id":"https://openalex.org/W2131972012","doi":"https://doi.org/10.1109/fpl.2005.1515693","title":"FPGA PLB evaluation using quantified boolean satisfiability","display_name":"FPGA PLB evaluation using quantified boolean satisfiability","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2131972012","doi":"https://doi.org/10.1109/fpl.2005.1515693","mag":"2131972012"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A.C. Ling","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038572733","display_name":"Deshanand P. Singh","orcid":"https://orcid.org/0009-0003-4968-4343"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.P. Singh","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S.D. Brown","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110939130"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.3466,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82550883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8597259521484375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7051114439964294},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6617248058319092},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.6044356226921082},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5976718664169312},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.573431134223938},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5643001198768616},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5295285582542419},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5065644979476929},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.49033331871032715},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4738262891769409},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.46194061636924744},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.44579458236694336},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4332689940929413},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.3962979018688202},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3582136034965515},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3507661819458008},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3485490083694458},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28393107652664185}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8597259521484375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7051114439964294},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6617248058319092},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.6044356226921082},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5976718664169312},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.573431134223938},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5643001198768616},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5295285582542419},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5065644979476929},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.49033331871032715},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4738262891769409},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.46194061636924744},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.44579458236694336},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4332689940929413},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.3962979018688202},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3582136034965515},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3507661819458008},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3485490083694458},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28393107652664185},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.70.284","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.70.284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.deshanand.com/ling_FPL05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1505368563","https://openalex.org/W1514067536","https://openalex.org/W1985457698","https://openalex.org/W2005573219","https://openalex.org/W2021709993","https://openalex.org/W2105715355","https://openalex.org/W2115967254","https://openalex.org/W2125609625","https://openalex.org/W2136300838","https://openalex.org/W2142785340","https://openalex.org/W2160444875","https://openalex.org/W3141004699"],"related_works":["https://openalex.org/W2182398074","https://openalex.org/W2246445978","https://openalex.org/W2135636985","https://openalex.org/W3023652529","https://openalex.org/W2197466303","https://openalex.org/W2490069675","https://openalex.org/W2139569078","https://openalex.org/W4252227487","https://openalex.org/W2120397377","https://openalex.org/W2134262422"],"abstract_inverted_index":{"This":[0,41],"paper":[1,70],"describes":[2,28],"a":[3,16,23,94],"novel":[4],"field":[5],"programmable":[6,25,56],"gate":[7],"array":[8],"(FPGA)":[9],"logic":[10,17,53,88],"synthesis":[11],"technique":[12,42],"which":[13],"determines":[14],"if":[15],"function":[18,54],"can":[19,32],"be":[20,33,47,91],"implemented":[21],"in":[22,68,93],"given":[24],"circuit":[26],"and":[27,35,55],"how":[29],"this":[30,69,80],"problem":[31],"formalized":[34],"solved":[36],"using":[37],"quantified":[38],"Boolean":[39],"satisfiability.":[40],"is":[43,71],"general":[44],"enough":[45],"to":[46,49,63,90],"applied":[48],"any":[50],"type":[51],"of":[52,86],"circuit;":[57],"thus,":[58],"it":[59],"has":[60],"many":[61],"applications":[62],"FPGAs.":[64],"The":[65],"application":[66],"demonstrated":[67],"FPGA":[72,87],"PLB":[73],"evaluation":[74],"where":[75],"their":[76],"results":[77],"show":[78],"that":[79],"tool":[81],"allows":[82],"radical":[83],"new":[84],"features":[85],"blocks":[89],"evaluated":[92],"rigorous":[95],"scientific":[96],"way.":[97]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}