{"id":"https://openalex.org/W2150921485","doi":"https://doi.org/10.1109/fpl.2005.1515692","title":"Low-cost fully reconfigurable data-path for FPGA-based multimedia processor","display_name":"Low-cost fully reconfigurable data-path for FPGA-based multimedia processor","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2150921485","doi":"https://doi.org/10.1109/fpl.2005.1515692","mag":"2150921485"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515692","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Lanuzza","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Perri","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Margala","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Rochester, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Corsonello","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"754","issue":null,"first_page":"13","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8424781560897827},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8186875581741333},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.5396236777305603},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.538875162601471},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4722791612148285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40917307138442993},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2326928675174713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8424781560897827},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8186875581741333},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.5396236777305603},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.538875162601471},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4722791612148285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40917307138442993},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2326928675174713}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2005.1515692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515692","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W20026973","https://openalex.org/W286049110","https://openalex.org/W1483383428","https://openalex.org/W1608397258","https://openalex.org/W1873700411","https://openalex.org/W1981462524","https://openalex.org/W1997179893","https://openalex.org/W2025787141","https://openalex.org/W2029876411","https://openalex.org/W2090068045","https://openalex.org/W2112860061","https://openalex.org/W2140722891","https://openalex.org/W2146014558","https://openalex.org/W2185703560","https://openalex.org/W2204310803","https://openalex.org/W2979730858","https://openalex.org/W6628944073"],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W3217667592","https://openalex.org/W2980006224","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W2616418345","https://openalex.org/W3166559827","https://openalex.org/W2320205417","https://openalex.org/W2809345078","https://openalex.org/W3010492628"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"novel":[3],"data-path":[4,32],"architecture":[5],"for":[6],"FPGA-based":[7],"multimedia":[8],"processors.":[9],"The":[10,30,61],"proposed":[11,62],"circuit":[12,63],"can":[13,33,73],"adapt":[14],"itself":[15],"at":[16],"run-time":[17],"to":[18],"different":[19],"operations":[20,44],"and":[21,26,38,59],"data":[22],"wordlengths":[23],"avoiding":[24],"time":[25],"power":[27],"consuming":[28],"reconfiguration.":[29],"new":[31],"operate":[34],"in":[35,78],"SIMD":[36],"fashion":[37],"guarantees":[39],"high":[40],"parallelism":[41],"levels":[42],"when":[43],"on":[45],"lower":[46],"precisions":[47],"are":[48],"executed.":[49],"It":[50],"also":[51,77],"supports":[52],"IEEE-754":[53],"compliant":[54],"single":[55],"precision":[56],"floating-point":[57],"addition":[58],"multiplication.":[60],"has":[64],"been":[65],"characterized":[66],"using":[67],"VIRTEXII":[68],"XILINX":[69],"devices,":[70],"but":[71],"it":[72],"be":[74],"efficiently":[75],"used":[76],"other":[79],"FPGA":[80],"families.":[81]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}