{"id":"https://openalex.org/W2139836711","doi":"https://doi.org/10.1109/fpl.2005.1515690","title":"Custard - a customisable threaded fpga soft processor and tools","display_name":"Custard - a customisable threaded fpga soft processor and tools","publication_year":2005,"publication_date":"2005-10-12","ids":{"openalex":"https://openalex.org/W2139836711","doi":"https://doi.org/10.1109/fpl.2005.1515690","mag":"2139836711"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2005.1515690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113680716","display_name":"R. Dimond","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"R. Dimond","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll., London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll., London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083608463","display_name":"Oskar Mencer","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O. Mencer","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll., London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll., London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll., London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll., London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113680716"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":3.4295,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.92586491,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8435949087142944},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7401659488677979},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6364263296127319},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6214163899421692},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5490185022354126},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5247704386711121},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49087101221084595},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.43955376744270325},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.41906508803367615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38057953119277954},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22676539421081543}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8435949087142944},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7401659488677979},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6364263296127319},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6214163899421692},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5490185022354126},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5247704386711121},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49087101221084595},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.43955376744270325},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.41906508803367615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38057953119277954},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22676539421081543}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2005.1515690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2005.1515690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Field Programmable Logic and Applications, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.66.7831","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.66.7831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~oskar/pubs/fpl05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W198709078","https://openalex.org/W1686420892","https://openalex.org/W2050952165","https://openalex.org/W2066433655","https://openalex.org/W2122734133","https://openalex.org/W2159283580","https://openalex.org/W2169406908","https://openalex.org/W4251103492","https://openalex.org/W6608173102"],"related_works":["https://openalex.org/W2005635288","https://openalex.org/W4240253816","https://openalex.org/W3096456556","https://openalex.org/W2169584677","https://openalex.org/W3127172286","https://openalex.org/W3211218493","https://openalex.org/W2463263055","https://openalex.org/W3015480182","https://openalex.org/W2774142458","https://openalex.org/W2384439204"],"abstract_inverted_index":{"We":[0],"propose":[1],"CUSTARD":[2,75],"-":[3,7],"customisable":[4],"threaded":[5],"architecture":[6],"a":[8,47,65],"soft":[9],"processor":[10,38,67],"design":[11],"space":[12],"that":[13],"combines":[14],"support":[15],"for":[16,46,79],"multiple":[17,37],"hardware":[18,30],"threads":[19,26],"and":[20,32,68,76,81],"automatically":[21],"generated":[22,45],"custom":[23],"instructions.":[24],"Multiple":[25],"incur":[27],"low":[28],"additional":[29],"cost":[31],"allow":[33],"fine-grained":[34],"concurrency":[35],"without":[36],"cores":[39],"or":[40],"software":[41],"overhead.":[42],"Custom":[43],"instructions,":[44],"specific":[48],"application,":[49],"accelerate":[50],"frequently":[51],"performed":[52],"computations":[53],"by":[54],"implementing":[55],"them":[56],"as":[57],"dedicated":[58],"hardware.":[59],"In":[60],"this":[61],"paper":[62],"we":[63],"present":[64],"flexible":[66],"compiler":[69],"generation":[70],"system,":[71],"FPGA":[72],"implementations":[73],"of":[74],"performance/area":[77],"results":[78],"media":[80],"cryptography":[82],"benchmarks.":[83]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}