{"id":"https://openalex.org/W2159489056","doi":"https://doi.org/10.1109/fpga.2003.1227270","title":"A logic based hardware development environment","display_name":"A logic based hardware development environment","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2159489056","doi":"https://doi.org/10.1109/fpga.2003.1227270","mag":"2159489056"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2003.1227270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018835565","display_name":"S. Belkacemi","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S. Belkacemi","raw_affiliation_strings":["School of Computer Science, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111836086","display_name":"K. Benkrid","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"K. Benkrid","raw_affiliation_strings":["School of Computer Science, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000739686","display_name":"Danny Crookes","orcid":"https://orcid.org/0000-0002-3533-6095"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Crookes","raw_affiliation_strings":["School of Computer Science, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018835565"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.2473,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58573298,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"215","issue":null,"first_page":"280","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7787976861000061},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.759159505367279},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7379607558250427},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7030649185180664},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5915407538414001},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5555371642112732},{"id":"https://openalex.org/keywords/prolog","display_name":"Prolog","score":0.5445173382759094},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5342522859573364},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5330143570899963},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5097062587738037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4781801998615265},{"id":"https://openalex.org/keywords/logic-programming","display_name":"Logic programming","score":0.44347354769706726},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41375795006752014},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4020639955997467},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38756197690963745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3280108571052551},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2651274800300598},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10367140173912048}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7787976861000061},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.759159505367279},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7379607558250427},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7030649185180664},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5915407538414001},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5555371642112732},{"id":"https://openalex.org/C81721847","wikidata":"https://www.wikidata.org/wiki/Q163468","display_name":"Prolog","level":2,"score":0.5445173382759094},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5342522859573364},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5330143570899963},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5097062587738037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4781801998615265},{"id":"https://openalex.org/C128838566","wikidata":"https://www.wikidata.org/wiki/Q275603","display_name":"Logic programming","level":2,"score":0.44347354769706726},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41375795006752014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4020639955997467},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38756197690963745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3280108571052551},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2651274800300598},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10367140173912048},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpga.2003.1227270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.103.3323","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.3323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/fccm/2003/1979/00/19790280.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1586338668","https://openalex.org/W2112985988","https://openalex.org/W4239852057"],"related_works":["https://openalex.org/W2366672283","https://openalex.org/W2916312349","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2153401337","https://openalex.org/W4214657400","https://openalex.org/W2386257256","https://openalex.org/W4387024066","https://openalex.org/W2471135976","https://openalex.org/W1484614106"],"abstract_inverted_index":{"This":[0,18],"paper":[1],"presents":[2],"a":[3,39,79],"logic-based":[4],"approach":[5,37],"to":[6,22,35],"hardware":[7,29,32,40,51,60],"abstraction":[8],"and":[9,31,49,53,73,86,92],"composition":[10,75],"based":[11],"on":[12],"the":[13,24,93],"logic":[14],"programming":[15],"language":[16],"Prolog.":[17],"is":[19,38],"an":[20],"attempt":[21],"satisfy":[23],"dual":[25],"requirement":[26],"of":[27,76,82],"abstract":[28,48],"design":[30],"efficiency.":[33],"Central":[34],"this":[36],"description":[41,61],"environment":[42,69],"called":[43],"HIDE,":[44],"which":[45],"provides":[46],"more":[47],"elegant":[50],"descriptions":[52],"compositions":[54],"than":[55],"are":[56],"possible":[57],"in":[58,106],"traditional":[59],"languages":[62],"such":[63],"as":[64],"VHDL":[65],"or":[66],"Verilog.":[67],"The":[68],"enables":[70],"highly":[71],"scaleable":[72],"parameterized":[74],"blocks":[77],"using":[78],"small":[80],"set":[81],"constructors":[83],"e.g.":[84],"'horizontal'":[85],"'vertical'":[87],"for":[88,97,111],"2D":[89],"circuit":[90,99],"abstractions":[91],"novel":[94],"'above'":[95],"constructor":[96],"3D":[98],"compositions.":[100],"It":[101],"also":[102],"generates":[103],"preplaced":[104],"configurations":[105],"EDIF":[107],"(and":[108],"VHDL)":[109],"format":[110],"Xilinx":[112],"FPGAs":[113],"(field":[114],"programmable":[115],"gate":[116],"arrays).":[117]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}