{"id":"https://openalex.org/W2120273030","doi":"https://doi.org/10.1109/fpga.2003.1227266","title":"A pipelined SoPC architecture for 2.5 Gbps network processing","display_name":"A pipelined SoPC architecture for 2.5 Gbps network processing","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2120273030","doi":"https://doi.org/10.1109/fpga.2003.1227266","mag":"2120273030"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2003.1227266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016790227","display_name":"C. Toal","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"C. Toal","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081260331","display_name":"Siren Sezer","orcid":"https://orcid.org/0000-0002-7326-8388"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Sezer","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101712481","display_name":"Yu Xing","orcid":"https://orcid.org/0000-0002-7715-2702"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Xing Yu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016790227"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20269769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"49","issue":null,"first_page":"271","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7626116275787354},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6924100518226624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6252175569534302},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5551811456680298},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5292883515357971},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5113579630851746},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.50722336769104},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4731230139732361},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4352666139602661},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33154296875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18097281455993652},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12469908595085144},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.11114203929901123}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7626116275787354},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6924100518226624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6252175569534302},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5551811456680298},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5292883515357971},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5113579630851746},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.50722336769104},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4731230139732361},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4352666139602661},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33154296875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18097281455993652},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12469908595085144},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.11114203929901123},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpga.2003.1227266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.126.9325","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.126.9325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl2.computer.org/comp/proceedings/fccm/2003/1979/00/19790271.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1542811555","https://openalex.org/W2293088876","https://openalex.org/W6697030013"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2085828379"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2,71],"the":[3,61,65,89,93],"architecture":[4],"and":[5,37,70,103],"implementation":[6],"of":[7],"a":[8,16,38,72],"2.5":[9],"Gbps":[10],"Programmable":[11],"Point-to-Point-Protocol":[12],"Processor":[13],"(P5)":[14],"on":[15],"Virtex":[17,104],"II":[18,105],"FPGA":[19],"(field":[20],"programmable":[21],"gate":[22],"array).":[23],"A":[24],"32-bit":[25],"wide":[26],"pipelined":[27],"processor":[28,40,63,80],"circuit":[29],"is":[30,42,57,85,101],"implemented":[31,86],"for":[32,44],"layer":[33,46],"2":[34],"frame":[35,67],"processing":[36,68],"Leon":[39,62],"core":[41],"embedded":[43],"higher":[45],"PPP":[47],"(point-to-point":[48],"protocol)":[49],"control":[50,84],"protocol":[51],"processing.":[52],"An":[53],"AMBA":[54],"bus":[55],"interface":[56,74],"used":[58],"to":[59,64,78,87,91],"interlink":[60],"hardware":[66],"unit":[69],"standard":[73],"allowing":[75],"easy":[76],"retargeting":[77],"other":[79],"platforms.":[81],"Complex":[82],"memory":[83],"enable":[88],"microprocessor":[90],"handle":[92],"extreme":[94],"data":[95],"rate.":[96],"The":[97],"high-level":[98],"system":[99],"breakdown":[100],"described":[102],"synthesis":[106],"results":[107],"are":[108],"presented.":[109]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}