{"id":"https://openalex.org/W2110186238","doi":"https://doi.org/10.1109/fpga.2003.1227262","title":"Automatic conversion of floating point MATLAB programs into fixed point FPGA based hardware design","display_name":"Automatic conversion of floating point MATLAB programs into fixed point FPGA based hardware design","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2110186238","doi":"https://doi.org/10.1109/fpga.2003.1227262","mag":"2110186238"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2003.1227262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106232660","display_name":"P. Banerjee","orcid":"https://orcid.org/0009-0005-3184-6871"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Banerjee","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA","Northwestern University; Evanston IL USA"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Northwestern University; Evanston IL USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074126430","display_name":"Debabrata Bagchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Bagchi","raw_affiliation_strings":["AccelChip, Inc., Chicago, IL, USA","[AccelChip, Inc., Chicago, IL, USA]"],"affiliations":[{"raw_affiliation_string":"AccelChip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"[AccelChip, Inc., Chicago, IL, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114070890","display_name":"M. Haldar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Haldar","raw_affiliation_strings":["AccelChip, Inc., Chicago, IL, USA","[AccelChip, Inc., Chicago, IL, USA]"],"affiliations":[{"raw_affiliation_string":"AccelChip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"[AccelChip, Inc., Chicago, IL, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048076896","display_name":"Amiya Nayak","orcid":"https://orcid.org/0000-0002-4605-0500"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Nayak","raw_affiliation_strings":["AccelChip, Inc., Chicago, IL, USA","[AccelChip, Inc., Chicago, IL, USA]"],"affiliations":[{"raw_affiliation_string":"AccelChip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"[AccelChip, Inc., Chicago, IL, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061473751","display_name":"Heekyung Kim","orcid":"https://orcid.org/0000-0002-8543-0792"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Kim","raw_affiliation_strings":["AccelChip, Inc., Chicago, IL, USA","[AccelChip, Inc., Chicago, IL, USA]"],"affiliations":[{"raw_affiliation_string":"AccelChip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"[AccelChip, Inc., Chicago, IL, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004813704","display_name":"R. Uribe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Uribe","raw_affiliation_strings":["AccelChip, Inc., Chicago, IL, USA","[AccelChip, Inc., Chicago, IL, USA]"],"affiliations":[{"raw_affiliation_string":"AccelChip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"[AccelChip, Inc., Chicago, IL, USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5106232660"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":4.7248,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.95348837,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8149904608726501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7830572128295898},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7734198570251465},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.770677387714386},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7477865219116211},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7050793170928955},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6414265632629395},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5119205713272095},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5010228157043457},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48510754108428955},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43850505352020264},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4148905277252197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39009708166122437},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3830583393573761},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2263045608997345},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14495980739593506}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8149904608726501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7830572128295898},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7734198570251465},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.770677387714386},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7477865219116211},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7050793170928955},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6414265632629395},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5119205713272095},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5010228157043457},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48510754108428955},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43850505352020264},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4148905277252197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39009708166122437},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3830583393573761},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2263045608997345},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14495980739593506},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpga.2003.1227262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.103.7410","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.7410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/fccm/2003/1979/00/19790263.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2040237604","https://openalex.org/W2115157620","https://openalex.org/W2132000808","https://openalex.org/W2137149639","https://openalex.org/W2151176284","https://openalex.org/W2166026358","https://openalex.org/W2171319130","https://openalex.org/W4249492500","https://openalex.org/W4253587856","https://openalex.org/W4254197176","https://openalex.org/W6679069869","https://openalex.org/W6684784331"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719","https://openalex.org/W2111408175"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"how":[3],"the":[4,32,67,83],"floating":[5],"point":[6,17],"computations":[7],"in":[8,31,43,50,58],"MATLAB":[9,18,77],"can":[10],"be":[11],"automatically":[12,53],"converted":[13],"to":[14],"a":[15,73],"fixed":[16],"version":[19,69],"of":[20,46,75],"specific":[21],"precision":[22],"for":[23],"hardware":[24],"design.":[25],"The":[26],"techniques":[27],"have":[28],"been":[29],"incorporated":[30],"AcelFPGA":[33],"behavioral":[34],"synthesis":[35],"tool":[36],"(Banerjee":[37],"et":[38],"al.,":[39],"2003)":[40],"that":[41,79],"reads":[42],"high-level":[44],"descriptions":[45],"DSP":[47],"applications":[48],"written":[49],"MATLAB,":[51],"and":[52],"generate":[54],"synthesizable":[55],"RTL":[56],"models":[57],"VHDL":[59],"or":[60],"Verilog.":[61],"Experimental":[62],"results":[63],"are":[64,80],"reported":[65],"with":[66],"AccelFPGA":[68],"1.5":[70],"compiler":[71],"on":[72],"set":[74],"five":[76],"benchmarks":[78],"mapped":[81],"onto":[82],"Xilinx":[84],"Virtex":[85],"II":[86],"FPGAs":[87],"(field":[88],"programmable":[89],"gate":[90],"arrays).":[91]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}