{"id":"https://openalex.org/W2103990891","doi":"https://doi.org/10.1109/fpga.2003.1227242","title":"Accelerating bit error rate testing using a system level design tool","display_name":"Accelerating bit error rate testing using a system level design tool","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2103990891","doi":"https://doi.org/10.1109/fpga.2003.1227242","mag":"2103990891"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2003.1227242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011146503","display_name":"Vinay Kumar Singh","orcid":"https://orcid.org/0009-0000-3252-451X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Singh","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034921995","display_name":"Alexander J Root","orcid":"https://orcid.org/0000-0001-6221-1389"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Root","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088056303","display_name":"Ed Hemphill","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Hemphill","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111466983","display_name":"N. Shirazi","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Shirazi","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101921180","display_name":"James C. M. Hwang","orcid":"https://orcid.org/0000-0002-9738-0411"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Hwang","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011146503"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.54476376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"300","issue":null,"first_page":"62","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.756909966468811},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7370920181274414},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5942399501800537},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5754342079162598},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5558491945266724},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5248905420303345},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48623767495155334},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4602140188217163},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41245388984680176},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10204270482063293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.756909966468811},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7370920181274414},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5942399501800537},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5754342079162598},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5558491945266724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5248905420303345},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48623767495155334},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4602140188217163},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41245388984680176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10204270482063293}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpga.2003.1227242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1534925464","https://openalex.org/W1546754027","https://openalex.org/W1599892290","https://openalex.org/W1939348723","https://openalex.org/W2158583421","https://openalex.org/W2498739743","https://openalex.org/W6632940019"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W4312574669","https://openalex.org/W1608572506","https://openalex.org/W2042515040","https://openalex.org/W4281723037","https://openalex.org/W3194507504","https://openalex.org/W2140663793"],"abstract_inverted_index":{"System":[0],"level":[1,65,114],"design":[2,34],"tools":[3,66,79,115,128],"for":[4,25,71,120],"creating":[5],"DSP":[6,17],"designs":[7],"reduce":[8],"the":[9,23,69,96,118,145],"amount":[10],"of":[11,63,95,112,144],"time":[12],"needed":[13],"to":[14,83,132],"create":[15],"a":[16,38,47,85,100,104,134,149,153],"design,":[18],"in":[19],"part":[20],"by":[21,53],"eliminating":[22],"need":[24,70,119],"verification":[26],"between":[27],"system":[28,64,98,113,147],"model":[29],"and":[30,51,91,140],"hardware":[31,48,73,93,122,142],"implementation.":[32],"The":[33,61,110],"is":[35,44],"developed":[36],"within":[37],"high-level":[39],"modeling":[40],"environment.":[41],"This":[42],"description":[43,49],"compiled":[45],"into":[46],"language,":[50],"synthesized":[52],"traditional":[54],"FPGA":[55,108],"(field":[56],"programmable":[57],"gate":[58],"array)":[59],"tools.":[60,109],"use":[62,111],"can":[67,80,116,129],"eliminate":[68,117],"extensive":[72,121],"knowledge.":[74,123],"We":[75,124],"demonstrate":[76,125],"how":[77,92,126,141],"such":[78,127],"be":[81,130],"used":[82,131],"build":[84,133],"bit":[86,135],"error":[87,136],"rate":[88,137],"(BER)":[89,138],"tester,":[90,139],"co-simulation":[94,143],"entire":[97,146],"provided":[99,148],"10,000x":[101,150],"speed-up":[102,151],"over":[103,152],"pure":[105,154],"software":[106,155],"simulation":[107],"simulation.":[156]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}