{"id":"https://openalex.org/W1517331674","doi":"https://doi.org/10.1109/fpga.2003.1227236","title":"A high I/O reconfigurable crossbar switch","display_name":"A high I/O reconfigurable crossbar switch","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1517331674","doi":"https://doi.org/10.1109/fpga.2003.1227236","mag":"1517331674"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2003.1227236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056427813","display_name":"S. Young","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Young","raw_affiliation_strings":["Xilinc, Inc., Longmont, CO, USA","Xilinx Inc., Longmont, CO, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinc, Inc., Longmont, CO, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc., Longmont, CO, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086189452","display_name":"Peter Alfke","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Alfke","raw_affiliation_strings":["Xilinc, Inc., San Jose, CA, USA","[Xilinc, Inc., San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Xilinc, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"[Xilinc, Inc., San Jose, CA, USA]","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069810054","display_name":"C. Fewer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"C. Fewer","raw_affiliation_strings":["Xilinx Ireland Limited, Dublin, Ireland","[Xilinx Ireland Limited, Dublin, Ireland]"],"affiliations":[{"raw_affiliation_string":"Xilinx Ireland Limited, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]},{"raw_affiliation_string":"[Xilinx Ireland Limited, Dublin, Ireland]","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069500241","display_name":"Scott McMillan","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. McMillan","raw_affiliation_strings":["Xilinc, Inc., San Jose, CA, USA","[Xilinc, Inc., San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Xilinc, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"[Xilinc, Inc., San Jose, CA, USA]","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019388875","display_name":"Brandon Blodget","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Blodget","raw_affiliation_strings":["Xilinc, Inc., San Jose, CA, USA","[Xilinc, Inc., San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Xilinc, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"[Xilinc, Inc., San Jose, CA, USA]","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090131005","display_name":"D. Levi","orcid":"https://orcid.org/0009-0008-5561-9069"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Levi","raw_affiliation_strings":["Xilinc, Inc., San Jose, CA, USA","[Xilinc, Inc., San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Xilinc, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"[Xilinc, Inc., San Jose, CA, USA]","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5056427813"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":2.2639,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.87900633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9585943222045898},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7898191213607788},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6840080618858337},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.658795952796936},{"id":"https://openalex.org/keywords/crossover-switch","display_name":"Crossover switch","score":0.6453521251678467},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5566205978393555},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48895084857940674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4707774817943573},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4613926410675049},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.46081727743148804},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.44914087653160095},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44375649094581604},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.41601771116256714},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39003264904022217},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37128889560699463},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23546099662780762}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9585943222045898},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7898191213607788},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6840080618858337},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.658795952796936},{"id":"https://openalex.org/C12334850","wikidata":"https://www.wikidata.org/wiki/Q1535092","display_name":"Crossover switch","level":3,"score":0.6453521251678467},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5566205978393555},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48895084857940674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4707774817943573},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4613926410675049},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.46081727743148804},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.44914087653160095},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44375649094581604},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.41601771116256714},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39003264904022217},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37128889560699463},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23546099662780762},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpga.2003.1227236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2003.1227236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1510546047","https://openalex.org/W1597348009","https://openalex.org/W1958862447","https://openalex.org/W2047361732","https://openalex.org/W2097145429","https://openalex.org/W2110159903","https://openalex.org/W2113059330","https://openalex.org/W2115250772","https://openalex.org/W2127127440","https://openalex.org/W2138491595","https://openalex.org/W2158583421","https://openalex.org/W2161754620","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2149741868","https://openalex.org/W2136926481","https://openalex.org/W3003518888","https://openalex.org/W2228130850","https://openalex.org/W3045561910","https://openalex.org/W2022979333","https://openalex.org/W2150160187","https://openalex.org/W2667344013","https://openalex.org/W1983415008","https://openalex.org/W1546580292"],"abstract_inverted_index":{"A":[0],"crossbar":[1],"switch":[2,65,121],"with":[3,32],"928":[4,7],"inputs":[5],"and":[6],"outputs":[8],"is":[9,39,50,66,114],"presented.":[10],"Switching":[11],"elements":[12],"are":[13,60,82,107],"constructed":[14],"using":[15,33,71],"logic":[16,29],"in":[17,28,42,116],"the":[18,37,48,53,64,110],"routing":[19,38,76],"fabric.":[20],"This":[21],"approach":[22],"yields":[23],"a":[24,89],"16/spl":[25],"times/":[26],"improvement":[27],"density":[30],"compared":[31],"conventional":[34],"logic.":[35],"Normally,":[36],"fixed.":[40],"However,":[41],"FPGAs":[43],"(field":[44],"programmable":[45],"gate":[46],"arrays),":[47],"interconnection":[49],"defined":[51],"by":[52],"state":[54],"of":[55,92],"SRAM":[56],"configuration":[57,73],"cells,":[58],"which":[59],"dynamically":[61],"modifiable.":[62],"Therefore,":[63],"implemented":[67,115],"on":[68],"an":[69],"FPGA":[70],"partial":[72,111],"to":[74,95,118],"modify":[75],"resources":[77],"during":[78],"operation.":[79],"All":[80],"paths":[81],"synchronously":[83],"clocked":[84],"at":[85],"155.5":[86],"MHz,":[87],"creating":[88],"total":[90],"throughput":[91],"144.3":[93],"Gbits/s.":[94],"maintain":[96],"constant":[97],"clock":[98],"latency":[99],"across":[100],"all":[101],"paths,":[102],"partially":[103],"configurable":[104],"delay":[105],"registers":[106],"used.":[108],"Finally,":[109],"reconfiguration":[112],"controller":[113],"hardware":[117],"enable":[119],"fast":[120],"updates.":[122]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}