{"id":"https://openalex.org/W1819235735","doi":"https://doi.org/10.1109/fpga.2002.1106694","title":"The effects of datapath placement and C-slow retiming on three computational benchmarks","display_name":"The effects of datapath placement and C-slow retiming on three computational benchmarks","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1819235735","doi":"https://doi.org/10.1109/fpga.2002.1106694","mag":"1819235735"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2002.1106694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026992212","display_name":"Nicholas Weaver","orcid":"https://orcid.org/0000-0001-7004-5819"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N. Weaver","raw_affiliation_strings":["Computer Science Division, University of California Berkeley, Berkeley, CA, USA","Div. of Comput. Sci., California Univ., Berkeley, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Science Division, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Div. of Comput. Sci., California Univ., Berkeley, CA, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044520704","display_name":"John Wawrzynek","orcid":"https://orcid.org/0009-0003-1466-4553"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Wawrzynek","raw_affiliation_strings":["Computer Science Division, University of California Berkeley, Berkeley, CA, USA","Div. of Comput. Sci., California Univ., Berkeley, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Science Division, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Div. of Comput. Sci., California Univ., Berkeley, CA, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026992212"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.08387725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"303","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9729195237159729},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9707257747650146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7154554128646851},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.654162585735321},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3930369019508362}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9729195237159729},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9707257747650146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7154554128646851},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.654162585735321},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3930369019508362}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpga.2002.1106694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1524257957","https://openalex.org/W1595904496","https://openalex.org/W1972887087","https://openalex.org/W2076639376","https://openalex.org/W2081040934","https://openalex.org/W2092421293","https://openalex.org/W2118702985","https://openalex.org/W2123469993","https://openalex.org/W2144595681","https://openalex.org/W2161939679","https://openalex.org/W2170053425","https://openalex.org/W4253580501"],"related_works":["https://openalex.org/W1819235735","https://openalex.org/W1910608351","https://openalex.org/W2036863757","https://openalex.org/W2115166483","https://openalex.org/W2525382741","https://openalex.org/W2110860008","https://openalex.org/W2770072114","https://openalex.org/W1580556151","https://openalex.org/W2144463068","https://openalex.org/W2185915791"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Two":[4],"important":[5],"optimizations":[6,196],"within":[7,207,227],"the":[8,68,70,131,139,164,192,234],"FPGA":[9,47,165,208],"design":[10,132],"process,":[11],"C-slow":[12,49],"retiming":[13,50],"and":[14,25,35,157,160,213],"datapath":[15,181],"placement,":[16],"offer":[17,185],"significant":[18,111,187,205],"benefits":[19],"for":[20,117,138,170],"designers.":[21],"Many":[22],"have":[23,40,198],"advocated":[24],"implemented":[26],"tools":[27],"to":[28,89,178],"use":[29,235],"these":[30,195,237],"techniques":[31],"in":[32,92,124,133],"both":[33],"automatic":[34],"semiautomatic":[36],"manner":[37,135],"but":[38,112,229],"they":[39],"not":[41,113],"made":[42],"their":[43],"way":[44],"into":[45],"conventional":[46],"toolflows.":[48],"is":[51,73,128,166],"a":[52,64,110,134,186,214],"method":[53],"of":[54,62,67,194,225,236],"accelerating":[55],"computations":[56,119],"that":[57,76,94,136],"include":[58,95],"feedback":[59,71,96],"loops.":[60],"Instead":[61],"having":[63],"single":[65,100,118],"instance":[66],"computation,":[69],"loop":[72],"pipelined":[74],"so":[75],"C":[77],"separate":[78],"instances":[79],"are":[80,176],"all":[81,230],"calculated":[82],"simultaneously.":[83],"This":[84,144],"allows":[85],"fine":[86],"grained":[87],"pipelining":[88],"occur":[90],"even":[91],"designs":[93,171],"loops,":[97],"such":[98],"as":[99],"round":[101],"cryptographic":[102],"implementations":[103],"or":[104],"microprocessors.":[105],"Done":[106],"properly,":[107],"it":[108],"imposes":[109],"imposing":[114],"latency":[115],"penalty":[116],"while":[120],"offering":[121],"huge":[122],"increases":[123],"throughput.":[125],"Datapath":[126],"placement":[127,182],"simply":[129],"constructing":[130],"accounts":[137],"higher":[140],"level":[141],"data":[142],"flows.":[143],"offers":[145],"several":[146],"benefits,":[147],"including":[148],"improved":[149],"performance,":[150],"more":[151],"physically":[152],"compact":[153],"designs,":[154],"shorter":[155],"wires,":[156],"faster":[158],"place":[159],"route":[161],"times":[162],"when":[163],"heavily":[167],"utilized.":[168],"Even":[169],"with":[172],"less":[173],"structure":[174],"which":[175,203],"amenable":[177],"simulated":[179],"annealing,":[180],"may":[183],"still":[184],"benefit.":[188],"To":[189],"clearly":[190],"demonstrate":[191],"importance":[193],"we":[197],"hand-modified":[199],"three":[200,220],"computational":[201],"benchmarks":[202],"represent":[204,221],"themes":[206],"computation:":[209],"Rijndael/AES":[210],"encryption,":[211],"Smith/Waterman,":[212],"simplified":[215],"32-bit":[216],"microprocessor":[217],"datapath.":[218],"All":[219],"significantly":[222,232],"different":[223],"modes":[224],"computation":[226],"FPGAs,":[228],"gain":[231],"from":[233],"techniques.":[238]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}