{"id":"https://openalex.org/W2126760217","doi":"https://doi.org/10.1109/fpga.2002.1106692","title":"Automatic latency-optimal design of FPGA-based systolic arrays","display_name":"Automatic latency-optimal design of FPGA-based systolic arrays","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2126760217","doi":"https://doi.org/10.1109/fpga.2002.1106692","mag":"2126760217"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2002.1106692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106692","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037206551","display_name":"J.G. Nash","orcid":"https://orcid.org/0000-0001-6525-5707"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J.G. Nash","raw_affiliation_strings":["USA"],"affiliations":[{"raw_affiliation_string":"USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037206551"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.20885944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7575180530548096},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.7532159090042114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7524610161781311},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.563762903213501},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.487007200717926},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.4757758677005768},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4711315333843231},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43492671847343445},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.4258178770542145},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.42242366075515747},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.4107177257537842},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38941341638565063},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30667850375175476},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.23890861868858337},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14721718430519104}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7575180530548096},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.7532159090042114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7524610161781311},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.563762903213501},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.487007200717926},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4757758677005768},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4711315333843231},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43492671847343445},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.4258178770542145},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42242366075515747},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.4107177257537842},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38941341638565063},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30667850375175476},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.23890861868858337},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14721718430519104},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpga.2002.1106692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106692","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W1515662025","https://openalex.org/W2096513964","https://openalex.org/W2096949479","https://openalex.org/W6605094742","https://openalex.org/W6631111002"],"related_works":["https://openalex.org/W3062287","https://openalex.org/W2380390332","https://openalex.org/W4229992011","https://openalex.org/W2163480916","https://openalex.org/W1970788183","https://openalex.org/W2359911146","https://openalex.org/W2130089298","https://openalex.org/W1820740212","https://openalex.org/W207830183","https://openalex.org/W1984151447"],"abstract_inverted_index":{"\"Systolic\"":[0],"algorithms":[1,107],"have":[2],"been":[3,40],"shown":[4],"to":[5,58,70,109,159,163,188,192],"be":[6,182],"suitable":[7,66],"for":[8],"a":[9,161,190,210],"very":[10],"large":[11],"range":[12],"of":[13,33,79,87,105,119,171],"structured":[14],"problems":[15],"(i.e.,":[16],"linear":[17],"algebra,":[18],"graph":[19],"theory,":[20],"computational":[21,95],"geometry,":[22],"number-theoretic":[23],"algorithms,":[24],"string":[25],"matching,":[26],"sorting/searching,":[27],"dynamic":[28],"programming,":[29],"discreet":[30],"mathematics).":[31],"Usage":[32],"this":[34,52,130],"systolic":[35,106,112,127,173],"architecture":[36],"class":[37],"has":[38,68],"not":[39,56],"widespread":[41],"in":[42,45,84,209],"the":[43,85,116,168,207],"past,":[44],"part":[46],"because":[47,129],"programmable":[48],"hardware":[49,67,98,122],"that":[50,124,177],"supported":[51],"computing":[53],"paradigm":[54],"was":[55],"cost-effective":[57],"build":[59],"and":[60,82,91,103,138,165,204],"no":[61],"design":[62,169],"tools":[63],"existed.":[64],"However,":[65],"begun":[69],"appear.":[71],"Complex":[72],"FPGAs":[73],"now":[74],"provide":[75],"an":[76],"adequate":[77],"level":[78],"speed,":[80],"density":[81],"programmability":[83],"form":[86],"reconfigurable":[88],"computers,":[89],"boards,":[90],"chips":[92],"with":[93,142,196],"embedded":[94],"support.":[96],"Such":[97],"could":[99],"allow":[100,160,189],"rapid":[101],"implementation":[102],"change":[104],"leading":[108],"inexpensive":[110],"\"programmable\"":[111],"array":[113],"hardware.":[114],"Furthermore,":[115],"architectural":[117,202],"characteristics":[118],"much":[120],"FPGA":[121,178],"matches":[123],"required":[125],"by":[126],"processing,":[128],"technology":[131],"is":[132,156,187],"constructed":[133],"from":[134],"tiling":[135],"identical":[136],"memory":[137],"logic":[139],"blocks":[140],"along":[141],"supporting":[143],"mesh":[144],"interconnection":[145],"networks.":[146],"The":[147,185],"symbolic":[148],"parallel":[149],"algorithm":[150,174,195],"development":[151],"environment":[152],"(SPADE)":[153],"described":[154],"here":[155],"being":[157],"developed":[158],"designer":[162],"easily":[164],"rapidly":[166],"explore":[167],"space":[170],"various":[172],"implementations":[175],"so":[176],"system":[179],"tradeoffs":[180],"can":[181],"efficiently":[183],"analyzed.":[184],"intention":[186],"user":[191],"specify":[193],"his":[194],"traditional":[197],"high-level":[198],"code,":[199],"set":[200],"some":[201],"constraints":[203],"then":[205],"view":[206],"results":[208],"meaningful":[211],"graphical":[212],"format.":[213]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}