{"id":"https://openalex.org/W2155481891","doi":"https://doi.org/10.1109/fpga.2002.1106690","title":"System-level modelling and implementation technique for run-time reconfigurable systems","display_name":"System-level modelling and implementation technique for run-time reconfigurable systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2155481891","doi":"https://doi.org/10.1109/fpga.2002.1106690","mag":"2155481891"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2002.1106690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073224043","display_name":"Tero Rissa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"T. Rissa","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075098623","display_name":"Milan Vasilko","orcid":null},"institutions":[{"id":"https://openalex.org/I9300472","display_name":"Bournemouth University","ror":"https://ror.org/05wwcw481","country_code":"GB","type":"education","lineage":["https://openalex.org/I9300472"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Vasilko","raw_affiliation_strings":["School of Design, Engineering and Computing, Bournemouth University, UK"],"affiliations":[{"raw_affiliation_string":"School of Design, Engineering and Computing, Bournemouth University, UK","institution_ids":["https://openalex.org/I9300472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018715338","display_name":"J. Niittylahti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Niittylahti","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073224043"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.9787,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.87144727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"295","last_page":"296"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7460123300552368},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.649566650390625},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6091450452804565},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.591100811958313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.56345534324646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5593539476394653},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5406671166419983},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5395381450653076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5333898663520813},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5170814990997314},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43043094873428345},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4257087707519531},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1788596510887146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11307474970817566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7460123300552368},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.649566650390625},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6091450452804565},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.591100811958313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.56345534324646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5593539476394653},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5406671166419983},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5395381450653076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5333898663520813},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5170814990997314},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43043094873428345},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4257087707519531},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1788596510887146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11307474970817566},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpga.2002.1106690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1592272011","https://openalex.org/W1983553168","https://openalex.org/W2143249750","https://openalex.org/W2169423330","https://openalex.org/W6684928523"],"related_works":["https://openalex.org/W2156420848","https://openalex.org/W3002976045","https://openalex.org/W4247178515","https://openalex.org/W2269990635","https://openalex.org/W2159022270","https://openalex.org/W1603163876","https://openalex.org/W2133642747","https://openalex.org/W1956832902","https://openalex.org/W4256228931","https://openalex.org/W2166112445"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,43],"system-level":[4,29,44],"approach":[5,57],"for":[6,89],"modelling":[7,45],"and":[8,23,46,73],"implementing":[9],"hardware-software":[10],"systems,":[11],"which":[12],"contain":[13],"Run-Time":[14],"Reconfigurable":[15],"(RTR)":[16],"hardware.":[17,75],"The":[18,35,55],"developed":[19,36],"technique":[20,37],"provides":[21],"management":[22],"scheduling":[24],"of":[25,66,91],"RTR":[26,74],"tasks":[27],"from":[28],"simulations":[30],"to":[31,60],"synthesizable":[32],"VHDL":[33],"descriptions.":[34],"was":[38],"implemented":[39],"using":[40],"OCAPI-xl":[41],"-":[42],"implementation":[47,65,90],"tool":[48],"based":[49],"on":[50],"C":[51],"+":[52,53],"libraries.":[54],"proposed":[56],"allows":[58],"designers":[59],"explore":[61],"the":[62,77,93],"tradeoffs":[63],"between":[64],"system":[67,78,94],"partitions":[68],"in":[69],"software,":[70],"static":[71],"hardware,":[72],"After":[76],"has":[79],"been":[80],"partitioned,":[81],"an":[82],"OCAPI-xl-based":[83],"design":[84],"flow":[85],"can":[86],"be":[87],"utilized":[88],"all":[92],"components.":[95]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}