{"id":"https://openalex.org/W2161524323","doi":"https://doi.org/10.1109/fpga.2002.1106683","title":"RACER - a rapid prototyping accelerator for pulsed neural networks","display_name":"RACER - a rapid prototyping accelerator for pulsed neural networks","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2161524323","doi":"https://doi.org/10.1109/fpga.2002.1106683","mag":"2161524323"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2002.1106683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048346565","display_name":"Cyprian Grassmann","orcid":"https://orcid.org/0000-0002-1161-3131"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Grassmann","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087286490","display_name":"Joachim K. Anlauf","orcid":"https://orcid.org/0000-0001-5280-8202"},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J.K. Anlauf","raw_affiliation_strings":["Department of Computer Science II, Universitat Bonn, Bonn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science II, Universitat Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3543,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6670518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7157071828842163},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6763201355934143},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5862038731575012},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5763142108917236},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5564188957214355},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5509440898895264},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.5413868427276611},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5377111434936523},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5326891541481018},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4372245669364929},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4146224558353424},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37312912940979004},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2097490131855011},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15548866987228394}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7157071828842163},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6763201355934143},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5862038731575012},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5763142108917236},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5564188957214355},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5509440898895264},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.5413868427276611},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5377111434936523},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5326891541481018},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4372245669364929},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4146224558353424},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37312912940979004},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2097490131855011},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15548866987228394},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpga.2002.1106683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.4210","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.4210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/fccm/2002/1801/00/18010277.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1616125445","https://openalex.org/W1960572178","https://openalex.org/W2016332144","https://openalex.org/W2049858457","https://openalex.org/W3151364205"],"related_works":["https://openalex.org/W1904803855","https://openalex.org/W2360552902","https://openalex.org/W1580934452","https://openalex.org/W2376859467","https://openalex.org/W3013792460","https://openalex.org/W2374579280","https://openalex.org/W2990957507","https://openalex.org/W2374125170","https://openalex.org/W4389045693","https://openalex.org/W2033161476"],"abstract_inverted_index":{"In":[0],"this":[1,150],"extended":[2],"abstract":[3],"we":[4],"sketch":[5],"the":[6,12,15,79,86,100,111,118],"employment":[7],"of":[8,14,17,149],"programmable":[9,92,134],"logic":[10],"for":[11],"acceleration":[13],"simulation":[16],"pulsed":[18],"neural":[19],"networks.":[20],"We":[21],"compare":[22],"our":[23],"approach":[24],"to":[25,72,78],"solutions":[26],"which":[27,43,106],"are":[28,97],"based":[29,45],"on":[30,46,67,94,146],"DSPs":[31],"and":[32,73,103,124,155],"digital":[33],"neuroprocessors.":[34],"Our":[35],"solution":[36],"is":[37,44,65],"a":[38,47,58,68,81,116,121,128,147],"rapid":[39],"prototyping":[40],"accelerator":[41,52,119,151],"board":[42],"data":[48,70],"flow":[49],"concept.":[50],"The":[51,63],"provides":[53,107],"three":[54],"module":[55,96,148],"sockets":[56],"with":[57],"rather":[59],"simple":[60],"32Bit":[61],"interface.":[62],"design":[64],"focused":[66],"maximal":[69],"through-put":[71],"from":[74],"each":[75,95],"module.":[76],"Due":[77],"architecture":[80],"very":[82],"high":[83,122],"parallelism":[84],"between":[85],"modules":[87],"can":[88,159],"be":[89,144,160],"achieved":[90],"Two":[91],"devices":[93],"supported":[98],"by":[99,110],"on-board":[101],"programming":[102,109],"test":[104],"unit,":[105],"in-circuit":[108],"host":[112],"during":[113],"operation.":[114],"As":[115],"result":[117],"delivers":[120],"performance":[123],"flexibility":[125],"without":[126],"introducing":[127],"complex":[129],"interface":[130],"or":[131,138],"handling.":[132],"Any":[133],"device,":[135],"FPGA,":[136],"CPLD":[137],"special":[139],"architectures":[140,158],"like":[141],"Kress-Arrays":[142],"may":[143],"used":[145],"board,":[152],"hence":[153],"coarse":[154],"fine":[156],"grain":[157],"used.":[161]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}