{"id":"https://openalex.org/W2104121286","doi":"https://doi.org/10.1109/fpga.2002.1106678","title":"Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems","display_name":"Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2104121286","doi":"https://doi.org/10.1109/fpga.2002.1106678","mag":"2104121286"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2002.1106678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102241706","display_name":"Dhananjay Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Kulkarni","raw_affiliation_strings":["Department of Computer Science, University of California Riverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033921328","display_name":"Walid Najjar","orcid":"https://orcid.org/0000-0001-6761-6801"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.A. Najjar","raw_affiliation_strings":["Department of Computer Science, University of California Riverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078547980","display_name":"Robert Rinker","orcid":null},"institutions":[{"id":"https://openalex.org/I155093810","display_name":"University of Idaho","ror":"https://ror.org/03hbp5t65","country_code":"US","type":"education","lineage":["https://openalex.org/I155093810"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rinker","raw_affiliation_strings":["Computer Science Department, University of Idaho, Moscow, ID, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Idaho, Moscow, ID, USA","institution_ids":["https://openalex.org/I155093810"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.J. Kurdahi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102241706"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":6.6067,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.97031977,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"239","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9332388639450073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8835487365722656},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7294186949729919},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.6156216859817505},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.5946972370147705},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5539799332618713},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5045355558395386},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48698219656944275},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.48418548703193665},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4639071822166443},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42262423038482666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36417052149772644},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3603505492210388}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9332388639450073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8835487365722656},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7294186949729919},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.6156216859817505},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.5946972370147705},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5539799332618713},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5045355558395386},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48698219656944275},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.48418548703193665},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4639071822166443},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42262423038482666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36417052149772644},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3603505492210388},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpga.2002.1106678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2030922743","https://openalex.org/W2042276850","https://openalex.org/W2048167605","https://openalex.org/W2098914003","https://openalex.org/W3005363104","https://openalex.org/W6662876870"],"related_works":["https://openalex.org/W2094199724","https://openalex.org/W2371266106","https://openalex.org/W3000589862","https://openalex.org/W2169584677","https://openalex.org/W4232954277","https://openalex.org/W4240253816","https://openalex.org/W4226439887","https://openalex.org/W2749133591","https://openalex.org/W2374859588","https://openalex.org/W2104121286"],"abstract_inverted_index":{"Several":[0],"projects":[1],"have":[2,40],"developed":[3],"compiler":[4,22,62,89],"tools":[5,23],"that":[6,28,60,94],"translate":[7],"high-level":[8],"languages":[9,14],"down":[10],"to":[11,86,114,132],"hardware":[12],"description":[13],"for":[15,102,109,135],"mapping":[16],"onto":[17],"FPGA-based":[18],"reconfigurable":[19],"computers.":[20],"These":[21],"can":[24,39],"apply":[25],"extensive":[26],"transformations":[27,38],"exploit":[29],"the":[30,34,37,45,54,61,88,115,126],"parallelism":[31],"inherent":[32],"in":[33,125],"computations.":[35],"However,":[36],"a":[41,80,136],"major":[42],"impact":[43],"on":[44,53],"chip":[46],"area":[47,83],"(number":[48],"of":[49,128],"logic":[50],"blocks)":[51],"used":[52],"FPGA.":[55],"It":[56],"is":[57,72,124],"imperative":[58],"therefore":[59],"user":[63],"be":[64],"provided":[65],"with":[66],"feedback":[67],"indicating":[68],"how":[69],"much":[70],"space":[71],"being":[73],"used.":[74],"In":[75],"this":[76],"paper":[77],"we":[78],"present":[79],"fast":[81],"compile-time":[82],"estimation":[84,122],"technique":[85,96],"guide":[87],"optimizations.":[90],"Experimental":[91],"results":[92],"show":[93],"our":[95],"achieves":[97],"an":[98],"accuracy":[99],"within":[100,107],"2.5%":[101],"small":[103],"image-processing":[104],"operators,":[105],"and":[106],"5.0%":[108],"larger":[110],"benchmarks,":[111],"as":[112,130],"compared":[113,131],"usual":[116],"post-compilation":[117],"synthesis":[118,137],"tool":[119],"estimations.":[120],"The":[121],"time":[123],"order":[127],"milliseconds":[129],"several":[133],"minutes":[134],"tool.":[138]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}