{"id":"https://openalex.org/W2144795527","doi":"https://doi.org/10.1109/fpga.2002.1106662","title":"PAM-Blox II: design and evaluation of C++ module generation for computing with FPGAs","display_name":"PAM-Blox II: design and evaluation of C++ module generation for computing with FPGAs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2144795527","doi":"https://doi.org/10.1109/fpga.2002.1106662","mag":"2144795527"},"language":"en","primary_location":{"id":"doi:10.1109/fpga.2002.1106662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083608463","display_name":"Oskar Mencer","orcid":null},"institutions":[{"id":"https://openalex.org/I72090969","display_name":"Nokia (United States)","ror":"https://ror.org/038km2573","country_code":"US","type":"company","lineage":["https://openalex.org/I2738502077","https://openalex.org/I72090969"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. Mencer","raw_affiliation_strings":["Computing Sciences Center, Bell Laboratories, Lucent Technologies, Inc., Murray Hill, NJ, USA","Comput. Sci. Center, Lucent Technol. Bell Labs., Murray Hill, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Computing Sciences Center, Bell Laboratories, Lucent Technologies, Inc., Murray Hill, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Comput. Sci. Center, Lucent Technol. Bell Labs., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I72090969"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083608463"],"corresponding_institution_ids":["https://openalex.org/I72090969"],"apc_list":null,"apc_paid":null,"fwci":3.7101,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93268512,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":null,"first_page":"67","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9059338569641113},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7898727655410767},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7272587418556213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5596264004707336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46770188212394714},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4647274315357208},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.46041566133499146},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4587768018245697},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4522944688796997},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43271195888519287},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.42938265204429626},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2934630215167999},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.11933165788650513},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1078292727470398}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9059338569641113},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7898727655410767},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7272587418556213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5596264004707336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46770188212394714},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4647274315357208},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.46041566133499146},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4587768018245697},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4522944688796997},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43271195888519287},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.42938265204429626},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2934630215167999},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.11933165788650513},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1078292727470398},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpga.2002.1106662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpga.2002.1106662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.67.2442","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.2442","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~oskar/pubs/fccm02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1489843447","https://openalex.org/W1516536978","https://openalex.org/W1587217691","https://openalex.org/W1595904496","https://openalex.org/W1678961397","https://openalex.org/W1739051047","https://openalex.org/W1820726733","https://openalex.org/W1932341964","https://openalex.org/W1965864973","https://openalex.org/W1974169079","https://openalex.org/W1983096721","https://openalex.org/W2013286553","https://openalex.org/W2042276850","https://openalex.org/W2047361732","https://openalex.org/W2047576169","https://openalex.org/W2094631165","https://openalex.org/W2105332698","https://openalex.org/W2119131949","https://openalex.org/W2127071675","https://openalex.org/W2127856956","https://openalex.org/W2138364400","https://openalex.org/W2152699447","https://openalex.org/W2156253418","https://openalex.org/W2161305801","https://openalex.org/W2161927969","https://openalex.org/W2170536087","https://openalex.org/W2227555601","https://openalex.org/W2329636909","https://openalex.org/W2953745258","https://openalex.org/W2987803397","https://openalex.org/W4250945092"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W3103981520","https://openalex.org/W200972441","https://openalex.org/W2038220260","https://openalex.org/W1857140530","https://openalex.org/W1545578515","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W1544665014"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"the":[3,20,28,31,37,43,94,128,147,162,180,186,200,203],"implications":[4],"of":[5,22,30,46,60,76,88,91,135,183,202],"integrating":[6],"flexible":[7],"module":[8,38,48,110,138,148,190],"generation":[9,39,45,139],"into":[10],"a":[11,89,103,118,132],"compiler":[12],"for":[13,69,146,155],"FPGAs.":[14],"The":[15,124,144,188],"objective":[16],"is":[17,84],"to":[18,93,101,121,161,178,194,198],"improve":[19],"programmability":[21],"FPGAs,":[23,56],"or":[24],"in":[25,50],"other":[26],"words,":[27],"productivity":[29],"FPGA":[32,97,164],"programmer.":[33],"We":[34],"describe":[35],"(1)":[36],"library":[40,99],"PAM-Blox":[41,82,114],"II,":[42],"second":[44],"object-oriented":[47],"generators":[49,149,191],"C++,":[51],"targeted":[52],"at":[53],"computing":[54],"with":[55],"and":[57,63,71,73,78,108,131,140,157,196],"(2)":[58],"examples":[59],"design":[61,98],"tradeoffs":[62,145],"performance":[64],"results":[65,126],"using":[66],"redundant":[67,172],"representations":[68,174],"addition":[70],"multiplication,":[72],"technology":[74,159],"mapping":[75,160],"comparison":[77],"elementary":[79],"function":[80],"evaluation.":[81],"II":[83,115],"built":[85],"on":[86,152,185,206],"top":[87],"set":[90],"extensions":[92],"gate":[95,141],"level":[96,142],"PamDC":[100],"provide":[102],"more":[104],"efficient,":[105],"portable,":[106],"scalable,":[107],"maintainable":[109],"generator":[111],"library.":[112],"Using":[113],"we":[116,169],"demonstrate":[117],"simplified":[119],"interface":[120],"bit-level":[122,204],"programability.":[123],"simplification":[125],"from":[127],"bottom-up":[129],"approach":[130],"close":[133],"coupling":[134],"architecture":[136],"generation,":[137],"CAD.":[143],"are":[150,192],"based":[151],"trading":[153],"area":[154],"speed":[156],"hand-optimizing":[158],"specific":[163],"technology.":[165],"As":[166],"an":[167],"example,":[168],"show":[170,199],"that":[171],"number":[173],"hold":[175],"one":[176],"key":[177],"unleashing":[179],"full":[181],"potential":[182],"reconfigurability":[184],"bit-level.":[187],"presented":[189],"applied":[193],"encryption":[195],"compression":[197],"impact":[201],"optimizations":[205],"application":[207],"performance.":[208]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}