{"id":"https://openalex.org/W2405155598","doi":"https://doi.org/10.1109/fmcad.2015.7542251","title":"Formal verification of automatic circuit transformations for fault-tolerance","display_name":"Formal verification of automatic circuit transformations for fault-tolerance","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2405155598","doi":"https://doi.org/10.1109/fmcad.2015.7542251","mag":"2405155598"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2015.7542251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2015.7542251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022118037","display_name":"Dmitry Burlyaev","orcid":"https://orcid.org/0000-0001-8685-6923"},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Dmitry Burlyaev","raw_affiliation_strings":["Univ. Grenoble Alpes, Inria"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, Inria","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210101348"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020402638","display_name":"Pascal Fradet","orcid":"https://orcid.org/0000-0003-4961-9923"},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pascal Fradet","raw_affiliation_strings":["Univ. Grenoble Alpes, Inria"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, Inria","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210101348"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022118037"],"corresponding_institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.16707889,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63115213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7878845930099487},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7627935409545898},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6217618584632874},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6140344738960266},{"id":"https://openalex.org/keywords/proof-assistant","display_name":"Proof assistant","score":0.5153233408927917},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.513333261013031},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4739765524864197},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4474914073944092},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.43149083852767944},{"id":"https://openalex.org/keywords/software-fault-tolerance","display_name":"Software fault tolerance","score":0.4306245446205139},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.43042510747909546},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.42216330766677856},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3959221839904785},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38897770643234253},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3470647633075714},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.22433161735534668},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.21775099635124207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09936314821243286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08145719766616821},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.074002206325531}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7878845930099487},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7627935409545898},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6217618584632874},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6140344738960266},{"id":"https://openalex.org/C203265346","wikidata":"https://www.wikidata.org/wiki/Q11387554","display_name":"Proof assistant","level":3,"score":0.5153233408927917},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.513333261013031},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4739765524864197},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4474914073944092},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.43149083852767944},{"id":"https://openalex.org/C50712370","wikidata":"https://www.wikidata.org/wiki/Q4269346","display_name":"Software fault tolerance","level":3,"score":0.4306245446205139},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.43042510747909546},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.42216330766677856},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3959221839904785},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38897770643234253},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3470647633075714},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.22433161735534668},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.21775099635124207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09936314821243286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08145719766616821},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.074002206325531},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fmcad.2015.7542251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2015.7542251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1483190703","https://openalex.org/W1490835877","https://openalex.org/W1570219055","https://openalex.org/W1840501309","https://openalex.org/W1843703445","https://openalex.org/W1996451615","https://openalex.org/W1999890019","https://openalex.org/W2003131643","https://openalex.org/W2011889923","https://openalex.org/W2039024767","https://openalex.org/W2122890990","https://openalex.org/W2128767383","https://openalex.org/W2132317648","https://openalex.org/W2134054737","https://openalex.org/W2162465831","https://openalex.org/W2169213530","https://openalex.org/W2497735908","https://openalex.org/W3098156094","https://openalex.org/W3182208082"],"related_works":["https://openalex.org/W2051500795","https://openalex.org/W2152386071","https://openalex.org/W3150960233","https://openalex.org/W2107097146","https://openalex.org/W2157545815","https://openalex.org/W4240473904","https://openalex.org/W2355966237","https://openalex.org/W2742111403","https://openalex.org/W2337545980","https://openalex.org/W2032374522"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,16,110,133],"language-based":[3],"approach":[4],"to":[5,103,136],"certify":[6,104],"fault-tolerance":[7,22,156],"techniques":[8,23],"for":[9,57,155],"digital":[10],"circuits.":[11],"Circuits":[12],"are":[13,24,35,45],"expressed":[14,72],"in":[15,30,47,163],"gate-level":[17],"Hardware":[18],"Description":[19],"Language":[20],"(HDL),":[21],"described":[25],"as":[26,37,149,151],"automatic":[27],"circuit":[28],"transformations":[29,154],"that":[31,56,139],"language,":[32],"and":[33,52,73,83,127],"fault-models":[34],"specified":[36],"particular":[38],"semantics":[39],"of":[40,66,85,99,142,147],"the":[41,48,53,67,86,105],"HDL.":[42],"These":[43],"elements":[44],"formalized":[46],"Coq":[49],"proof":[50,135],"assistant":[51],"properties,":[54],"ensuring":[55],"all":[58,64],"circuits":[59],"their":[60],"transformed":[61],"version":[62],"masks":[63],"faults":[65],"considered":[68],"fault-model,":[69],"can":[70],"be":[71],"proved.":[74],"In":[75],"this":[76,100],"article,":[77],"we":[78],"consider":[79],"Single-Event":[80],"Transients":[81],"(SETs)":[82],"faultmodels":[84],"form":[87],"\"at":[88],"most":[89],"1":[90],"SET":[91],"within":[92],"k":[93],"clock":[94],"cycles\".":[95],"The":[96,116,145],"primary":[97],"motivation":[98],"work":[101],"was":[102],"Double-Time":[106],"Redundant":[107],"Transformation":[108],"(DTR),":[109],"new":[111],"technique":[112],"proposed":[113],"recently":[114],"[1].":[115],"DTR":[117,148],"transformation":[118],"combines":[119],"double-time":[120],"redundancy,":[121],"micro-checkpointing,":[122],"rollback,":[123],"several":[124],"execution":[125],"modes":[126],"input/output":[128],"buffers.":[129],"That":[130],"intricacy":[131],"requested":[132],"formal":[134],"make":[137],"sure":[138],"no":[140],"single-point":[141],"failure":[143],"existed.":[144],"correctness":[146],"well":[150],"two":[152],"other":[153],"(TMR":[157],"&":[158],"TTR)":[159],"have":[160],"been":[161],"proved":[162],"Coq.":[164]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}