{"id":"https://openalex.org/W4243669191","doi":"https://doi.org/10.1109/fmcad.2014.6987605","title":"Post-silicon timing diagnosis made simple using formal technology","display_name":"Post-silicon timing diagnosis made simple using formal technology","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W4243669191","doi":"https://doi.org/10.1109/fmcad.2014.6987605"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2014.6987605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2014.6987605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069138369","display_name":"Daher Kaiss","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daher Kaiss","raw_affiliation_strings":["Core CAD Technologies, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Core CAD Technologies, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050252021","display_name":"Jonathan Kalechstain","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Kalechstain","raw_affiliation_strings":["Core CAD Technologies, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Core CAD Technologies, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069138369"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64913122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1579","issue":null,"first_page":"131","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8122131824493408},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.713010847568512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6616135239601135},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4646097719669342},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45826321840286255},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44880253076553345},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.44438886642456055},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.44331467151641846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.428054541349411},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21774330735206604},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13642629981040955},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08092844486236572}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8122131824493408},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.713010847568512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6616135239601135},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4646097719669342},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45826321840286255},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44880253076553345},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.44438886642456055},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.44331467151641846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.428054541349411},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21774330735206604},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13642629981040955},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08092844486236572},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fmcad.2014.6987605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2014.6987605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1544239797","https://openalex.org/W1787074469","https://openalex.org/W1986558678","https://openalex.org/W2010065567","https://openalex.org/W2024148935","https://openalex.org/W2024436253","https://openalex.org/W2080267935","https://openalex.org/W2080997801","https://openalex.org/W2083898043","https://openalex.org/W2106397260","https://openalex.org/W2114179668","https://openalex.org/W2115047803","https://openalex.org/W2123072391","https://openalex.org/W2125239559","https://openalex.org/W2134266413","https://openalex.org/W2171474236","https://openalex.org/W2173972090","https://openalex.org/W3113812651","https://openalex.org/W3152004042","https://openalex.org/W6638020115","https://openalex.org/W6678311308","https://openalex.org/W6787641538","https://openalex.org/W6837078826"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756","https://openalex.org/W1970479385"],"abstract_inverted_index":{"With":[0],"the":[1,28,75,95,103,120,124],"increasing":[2,104],"demand":[3],"for":[4,78],"microprocessor":[5],"core":[6],"operating":[7],"frequencies,":[8],"debugging":[9,79],"post":[10,21,80,97],"silicon":[11,22,81,98],"synchronization":[12],"(or":[13],"speed)":[14],"failures":[15,34,83],"is":[16],"a":[17,48,91,130,139],"critical":[18],"time":[19],"consuming":[20],"debug":[23,99],"activity.":[24],"Inability":[25],"to":[26,39,41,63,112,119],"complete":[27],"isolation":[29],"of":[30,65,94,106],"all":[31],"possible":[32],"speed":[33,82,145],"on":[35,134],"time,":[36],"forces":[37],"companies":[38],"go":[40],"market":[42,66],"with":[43,102],"products":[44],"that":[45,149],"run":[46],"at":[47,84],"lower":[49],"frequency":[50,54],"than":[51],"their":[52],"upper":[53],"limits.":[55],"This":[56,127],"might":[57],"cause":[58],"revenue":[59],"losses":[60],"or":[61],"lead":[62],"loss":[64],"segment":[67],"shares.":[68],"Laser-Assisted":[69],"Device":[70],"Alternation":[71],"(LADA)":[72],"machines":[73,89,110],"are":[74],"main":[76],"vehicle":[77],"Intel.":[85],"Operating":[86],"such":[87],"expensive":[88],"consumes":[90],"substantial":[92],"portion":[93],"overall":[96],"effort.":[100],"Moreover,":[101],"complexity":[105],"manufacturing":[107],"processes,":[108],"these":[109],"need":[111],"be":[113,158],"renewed":[114],"from":[115],"one":[116],"process":[117],"generation":[118],"next,":[121],"which":[122,137],"increases":[123],"product":[125],"cost.":[126],"paper":[128],"describes":[129],"novel":[131],"method,":[132],"based":[133],"formal":[135],"technology,":[136],"brings":[138],"productivity":[140],"breakthrough":[141],"in":[142,150],"isolating":[143],"post-silicon":[144],"failures.":[146],"We":[147],"demonstrate":[148],"many":[151],"cases":[152],"optical":[153],"probing":[154],"using":[155],"LADA":[156],"can":[157],"fully":[159],"replaced":[160],"by":[161],"our":[162],"approach.":[163]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}