{"id":"https://openalex.org/W2618215639","doi":"https://doi.org/10.1109/fmcad.2014.6987599","title":"Template-based circuit understanding","display_name":"Template-based circuit understanding","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2618215639","doi":"https://doi.org/10.1109/fmcad.2014.6987599","mag":"2618215639"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2014.6987599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2014.6987599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015542293","display_name":"Adri\u00e0 Gasc\u00f3n","orcid":"https://orcid.org/0000-0002-1807-8311"},"institutions":[{"id":"https://openalex.org/I1298353152","display_name":"SRI International","ror":"https://ror.org/05s570m15","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1298353152"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adria Gascon","raw_affiliation_strings":["SRI International"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SRI International","institution_ids":["https://openalex.org/I1298353152"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008664161","display_name":"Pramod Subramanyan","orcid":"https://orcid.org/0000-0003-2288-3396"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pramod Subramanyan","raw_affiliation_strings":["Princeton University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003870034","display_name":"Bruno Dutertre","orcid":"https://orcid.org/0000-0002-6284-380X"},"institutions":[{"id":"https://openalex.org/I1298353152","display_name":"SRI International","ror":"https://ror.org/05s570m15","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1298353152"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruno Dutertre","raw_affiliation_strings":["SRI International"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SRI International","institution_ids":["https://openalex.org/I1298353152"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086308451","display_name":"Ashish Tiwari","orcid":"https://orcid.org/0000-0002-5153-2686"},"institutions":[{"id":"https://openalex.org/I1298353152","display_name":"SRI International","ror":"https://ror.org/05s570m15","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1298353152"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashish Tiwari","raw_affiliation_strings":["SRI International"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SRI International","institution_ids":["https://openalex.org/I1298353152"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060253003","display_name":"Dejan Jovanovi\u0107","orcid":"https://orcid.org/0000-0001-8906-7874"},"institutions":[{"id":"https://openalex.org/I1298353152","display_name":"SRI International","ror":"https://ror.org/05s570m15","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1298353152"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dejan Jovanovic","raw_affiliation_strings":["SRI International"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SRI International","institution_ids":["https://openalex.org/I1298353152"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085975362","display_name":"Sharad Malik","orcid":"https://orcid.org/0000-0002-0837-5443"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sharad Malik","raw_affiliation_strings":["Princeton University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7371689081192017},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.575890839099884},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5243834853172302},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5139316916465759},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5078197121620178},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5010221004486084},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.48440414667129517},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.46304017305374146},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4546357989311218},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44588154554367065},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44518959522247314},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3866003751754761},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.266981840133667},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15738534927368164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12885171175003052}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7371689081192017},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.575890839099884},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5243834853172302},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5139316916465759},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5078197121620178},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5010221004486084},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.48440414667129517},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.46304017305374146},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4546357989311218},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44588154554367065},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44518959522247314},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3866003751754761},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.266981840133667},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15738534927368164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12885171175003052},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fmcad.2014.6987599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2014.6987599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W99602494","https://openalex.org/W100574688","https://openalex.org/W147950966","https://openalex.org/W170393372","https://openalex.org/W224714335","https://openalex.org/W1128447031","https://openalex.org/W1480909796","https://openalex.org/W1482661140","https://openalex.org/W1496518193","https://openalex.org/W1503377936","https://openalex.org/W1503526472","https://openalex.org/W1608123432","https://openalex.org/W2026182761","https://openalex.org/W2045818632","https://openalex.org/W2066345462","https://openalex.org/W2091656296","https://openalex.org/W2094878426","https://openalex.org/W2112173236","https://openalex.org/W2129052258","https://openalex.org/W2134401100","https://openalex.org/W2134734244","https://openalex.org/W2189084874","https://openalex.org/W3137139687","https://openalex.org/W3151969339","https://openalex.org/W3192343331","https://openalex.org/W4234154886","https://openalex.org/W4235567996","https://openalex.org/W4244221193","https://openalex.org/W6607018518","https://openalex.org/W6687735955"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W1532891187","https://openalex.org/W2088006178","https://openalex.org/W2069145203","https://openalex.org/W2108605716","https://openalex.org/W63550369","https://openalex.org/W2085176210","https://openalex.org/W3114476551"],"abstract_inverted_index":{"When":[0],"verifying":[1],"or":[2,62],"reverse-engineering":[3],"digital":[4],"circuits,":[5,61],"one":[6,45],"often":[7],"wants":[8],"to":[9,23,33,94,97],"identify":[10],"and":[11,56,108,111,128],"understand":[12],"small":[13],"components":[14],"in":[15],"a":[16,34,74,83,87,98,130],"larger":[17],"system.":[18],"A":[19],"possible":[20],"approach":[21,76],"is":[22,30,42],"show":[24],"that":[25,77],"the":[26,52,59,64],"sub-circuit":[27],"under":[28],"investigation":[29],"functionally":[31],"equivalent":[32,96],"reference":[35,99],"implementation.":[36],"In":[37],"many":[38],"cases,":[39],"this":[40,79],"task":[41],"difficult":[43],"as":[44],"may":[46],"not":[47],"have":[48],"full":[49],"information":[50],"about":[51],"mapping":[53,105],"between":[54],"input":[55,107],"output":[57,109],"of":[58,69,106,113],"two":[60],"because":[63],"equivalence":[65],"depends":[66],"on":[67,119,129,134],"settings":[68],"control":[70,114],"inputs.":[71],"We":[72],"propose":[73],"template-based":[75],"automates":[78],"process.":[80],"It":[81],"extracts":[82],"functional":[84],"description":[85],"for":[86],"low-level":[88],"combinational":[89],"circuit":[90],"by":[91],"showing":[92],"it":[93],"be":[95],"implementation,":[100],"while":[101],"synthesizing":[102],"an":[103,121,125],"appropriate":[104],"signals":[110],"setting":[112],"signals.":[115],"The":[116],"method":[117],"relies":[118],"solving":[120],"exists/forall":[122],"problem":[123],"using":[124],"SMT":[126],"solver,":[127],"pruning":[131],"technique":[132],"based":[133],"signature":[135],"computation.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}