{"id":"https://openalex.org/W4246227538","doi":"https://doi.org/10.1109/fmcad.2014.6987583","title":"Challenging problems in industrial formal verification","display_name":"Challenging problems in industrial formal verification","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W4246227538","doi":"https://doi.org/10.1109/fmcad.2014.6987583"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2014.6987583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2014.6987583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068008369","display_name":"Ziyad Hanna","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ziyad Hanna","raw_affiliation_strings":["Cadence Design Systems"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5068008369"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.613,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72875643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7486171126365662},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6275763511657715},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.48235124349594116},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.47927042841911316},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4581732749938965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44778239727020264},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4355369210243225},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.435464471578598},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3829194903373718}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7486171126365662},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6275763511657715},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.48235124349594116},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.47927042841911316},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4581732749938965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44778239727020264},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4355369210243225},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.435464471578598},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3829194903373718},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fmcad.2014.6987583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2014.6987583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Formal Methods in Computer-Aided Design (FMCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W2152752131","https://openalex.org/W2135756607","https://openalex.org/W1922520186","https://openalex.org/W1946493810","https://openalex.org/W2145025660","https://openalex.org/W4255789569","https://openalex.org/W1994222400"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"The":[4,68,103],"electronic":[5,81,261],"design":[6,19,45,82,144,262],"industry":[7,105,263],"has":[8,98,109,131],"emerged":[9,132],"in":[10,133,142,181,227,250,270],"the":[11,16,72,80,100,107,111,118,134,149,151,182,222,240,246,256,260,271],"recent":[12,135,183],"years":[13,136],"to":[14,50,61,79,84,115,137,158,238],"adopt":[15],"system-on-chip":[17],"(SoC)":[18],"methodology,":[20],"where":[21],"systems":[22,122,230],"become":[23,48,99,138],"a":[24,51,76,139,159,187,195],"smart":[25],"and":[26,32,65,71,88,93,106,145,164,192,211,231,234,248,267],"complex":[27,170],"integration":[28],"of":[29,54,95,120,153,162,190,197,221],"many":[30,212],"configurable":[31,232],"reusable":[33],"intellectual":[34],"properties":[35],"(IP)":[36],"designs":[37,97],"such":[38,96,121,251],"as":[39],"CPU,":[40],"GPU,":[41],"DSP,":[42],"etc.":[43],"SoC":[44,206,229],"methodologies":[46],"have":[47],"common":[49],"wide":[52],"range":[53,161],"systems,":[55],"starting":[56],"from":[57],"high-end":[58],"servers,":[59],"down":[60],"tablets,":[62],"smartphones,":[63],"Internet-of-things":[64],"wearable":[66],"devices.":[67],"aggressive":[69],"time-to-market":[70],"hard":[73],"competition":[74],"add":[75],"major":[77,101,124],"challenge":[78],"companies":[83],"deliver":[85],"high":[86,89],"volume,":[87],"quality":[90],"products.":[91],"Integration":[92],"validation":[94],"challenge.":[102],"EDA":[104],"academia":[108],"continued":[110],"innovation":[112,249],"pipeline":[113],"trying":[114],"cope":[116],"with":[117],"complexity":[119],"however":[123],"challenges":[125,223],"are":[126],"still":[127],"ahead.":[128],"Formal":[129],"verification":[130,146,155,199],"mainstream":[140],"technology":[141],"SoC/IP":[143],"methodologies.":[147],"In":[148,214],"past,":[150],"usage":[152],"formal":[154,178,198],"was":[156,166],"limited":[157],"small":[160],"applications":[163,200],"it":[165],"mainly":[167],"for":[168,201,253],"verifying":[169],"protocols,":[171],"or":[172],"some":[173,236],"tricky":[174],"logic":[175],"functionality":[176],"by":[177],"experts.":[179],"However":[180],"years,":[184],"we":[185,193,217,225],"see":[186,194,226],"rapid":[188],"adoption":[189],"formal,":[191],"widespread":[196],"low":[202],"power":[203],"design,":[204],"security,":[205],"connectivity,":[207],"configuration":[208],"status":[209],"register,":[210],"more.":[213],"this":[215],"talk,":[216],"provide":[218,235],"an":[219],"overview":[220],"that":[224,259],"designing":[228],"IPs,":[233],"ideas":[237],"stimulate":[239],"academic":[241],"research,":[242],"aiming":[243],"at":[244],"increasing":[245],"research":[247],"areas":[252],"keeping":[254],"bridging":[255],"emerging":[257],"gap":[258],"is":[264],"facing":[265],"now":[266],"will":[268],"face":[269],"future.":[272]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}