{"id":"https://openalex.org/W2033727283","doi":"https://doi.org/10.1109/fmcad.2009.5351146","title":"Enhanced verification by temporal decomposition","display_name":"Enhanced verification by temporal decomposition","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2033727283","doi":"https://doi.org/10.1109/fmcad.2009.5351146","mag":"2033727283"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2009.5351146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2009.5351146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Formal Methods in Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075106141","display_name":"Michael Case","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael L. Case","raw_affiliation_strings":["IBM Systems and Technology Group, USA","[IBM Systems & Technology Group]"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, USA","institution_ids":[]},{"raw_affiliation_string":"[IBM Systems & Technology Group]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015308169","display_name":"Hari Mony","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hari Mony","raw_affiliation_strings":["IBM Systems and Technology Group, USA","[IBM Systems & Technology Group]"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, USA","institution_ids":[]},{"raw_affiliation_string":"[IBM Systems & Technology Group]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112156168","display_name":"Jason Baumgartner","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Baumgartner","raw_affiliation_strings":["IBM Systems and Technology Group, USA","[IBM Systems & Technology Group]"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, USA","institution_ids":[]},{"raw_affiliation_string":"[IBM Systems & Technology Group]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087328314","display_name":"Robert Kanzelman","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Kanzelman","raw_affiliation_strings":["IBM Systems and Technology Group, USA","[IBM Systems & Technology Group]"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, USA","institution_ids":[]},{"raw_affiliation_string":"[IBM Systems & Technology Group]","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075106141"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":2.3995,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88186061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6848869323730469},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5403009653091431},{"id":"https://openalex.org/keywords/temporal-logic","display_name":"Temporal logic","score":0.5358124375343323},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5122742056846619},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5087960362434387},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48911601305007935},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.47980836033821106},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4578195810317993},{"id":"https://openalex.org/keywords/relevance","display_name":"Relevance (law)","score":0.42906466126441956},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4287315607070923},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4250292479991913},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42402905225753784},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4180555045604706},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4176831543445587},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4138451814651489},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41303640604019165},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39455515146255493},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.30435192584991455}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6848869323730469},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5403009653091431},{"id":"https://openalex.org/C25016198","wikidata":"https://www.wikidata.org/wiki/Q781833","display_name":"Temporal logic","level":2,"score":0.5358124375343323},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5122742056846619},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5087960362434387},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48911601305007935},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.47980836033821106},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4578195810317993},{"id":"https://openalex.org/C158154518","wikidata":"https://www.wikidata.org/wiki/Q7310970","display_name":"Relevance (law)","level":2,"score":0.42906466126441956},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4287315607070923},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4250292479991913},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42402905225753784},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4180555045604706},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4176831543445587},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4138451814651489},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41303640604019165},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39455515146255493},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.30435192584991455},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fmcad.2009.5351146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2009.5351146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Formal Methods in Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1510368738","https://openalex.org/W1662204117","https://openalex.org/W1783770095","https://openalex.org/W1819209966","https://openalex.org/W1973665222","https://openalex.org/W2036887642","https://openalex.org/W2069560114","https://openalex.org/W2095698047","https://openalex.org/W2100461928","https://openalex.org/W2100465945","https://openalex.org/W2112128273","https://openalex.org/W2115037476","https://openalex.org/W2121750555","https://openalex.org/W2155087268","https://openalex.org/W2162772242","https://openalex.org/W4252110851","https://openalex.org/W6637983220","https://openalex.org/W6643426020","https://openalex.org/W6941226251"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2113700423","https://openalex.org/W3129977055","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W1966764473","https://openalex.org/W2370649629","https://openalex.org/W2362510906","https://openalex.org/W1984491986","https://openalex.org/W1488117239"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,24,75],"presence":[4],"of":[5,26,37,61,98],"logic":[6,22,100],"which":[7,28,51],"has":[8],"relevance":[9],"only":[10],"during":[11],"initial":[12,49],"time":[13,38],"frames":[14],"in":[15,23,74,96],"a":[16,58],"hardware":[17,62],"design.":[18],"We":[19],"examine":[20],"transient":[21],"form":[25],"signals":[27],"settle":[29],"to":[30,46,86],"deterministic":[31],"constants":[32],"after":[33],"some":[34],"prefix":[35],"number":[36],"frames,":[39],"as":[40,42],"well":[41],"primary":[43],"inputs":[44],"used":[45],"enumerate":[47],"complex":[48],"states":[50],"thereafter":[52],"become":[53],"irrelevant.":[54],"Experience":[55],"shows":[56],"that":[57],"large":[59],"percentage":[60],"designs":[63],"(industrial":[64],"and":[65,70,88,107,113],"benchmarks)":[66],"have":[67],"such":[68,90],"logic,":[69,92],"this":[71,80],"creates":[72],"overhead":[73],"overall":[76],"verification":[77,94],"process.":[78],"In":[79],"paper,":[81],"we":[82],"present":[83],"automated":[84],"techniques":[85],"detect":[87],"eliminate":[89],"irrelevant":[91],"enabling":[93],"efficiencies":[95],"terms":[97],"greater":[99],"reductions,":[101],"deeper":[102],"Bounded":[103],"Model":[104],"Checking":[105],"(BMC),":[106],"enhanced":[108],"proof":[109],"capability":[110],"using":[111],"induction":[112],"interpolation.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}