{"id":"https://openalex.org/W2151387544","doi":"https://doi.org/10.1109/fmcad.2009.5351130","title":"Scaling VLSI design debugging with interpolation","display_name":"Scaling VLSI design debugging with interpolation","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2151387544","doi":"https://doi.org/10.1109/fmcad.2009.5351130","mag":"2151387544"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2009.5351130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2009.5351130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Formal Methods in Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070019319","display_name":"Brian Keng","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brian Keng","raw_affiliation_strings":["Department of Electronics & Communication Engineering, University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andreas Veneris","raw_affiliation_strings":["University of Toronto, Toronto, ON, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8065,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85003997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"58","issue":null,"first_page":"144","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8634008169174194},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7945517301559448},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7034931778907776},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6534098386764526},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6416403651237488},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5476712584495544},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5381743311882019},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47844579815864563},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4569575786590576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44159117341041565},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25010135769844055},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23121052980422974},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1014719009399414},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08234256505966187}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8634008169174194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7945517301559448},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7034931778907776},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6534098386764526},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6416403651237488},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5476712584495544},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5381743311882019},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47844579815864563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4569575786590576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44159117341041565},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25010135769844055},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23121052980422974},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1014719009399414},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08234256505966187},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fmcad.2009.5351130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2009.5351130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Formal Methods in Computer-Aided Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.152.4125","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.4125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~veneris/fmcad09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W145608659","https://openalex.org/W1510368738","https://openalex.org/W1513012091","https://openalex.org/W1516564968","https://openalex.org/W1518705996","https://openalex.org/W1554885925","https://openalex.org/W1583869287","https://openalex.org/W1602612484","https://openalex.org/W1783770095","https://openalex.org/W1979903718","https://openalex.org/W2004831359","https://openalex.org/W2020169768","https://openalex.org/W2057361103","https://openalex.org/W2098244894","https://openalex.org/W2107519162","https://openalex.org/W2123205813","https://openalex.org/W2123952499","https://openalex.org/W2135523993","https://openalex.org/W2141808364","https://openalex.org/W2157373763","https://openalex.org/W2157686813","https://openalex.org/W2184595489","https://openalex.org/W2401003083","https://openalex.org/W3141991053","https://openalex.org/W3149912375","https://openalex.org/W4234120023","https://openalex.org/W4248563455","https://openalex.org/W4302458519","https://openalex.org/W6635300605","https://openalex.org/W6637983220","https://openalex.org/W6675885515","https://openalex.org/W6680239288"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W2543101158","https://openalex.org/W1569638199","https://openalex.org/W2119548404"],"abstract_inverted_index":{"Given":[0],"an":[1,7,157],"erroneous":[2,32,95,131],"design,":[3],"functional":[4],"verification":[5],"returns":[6],"error":[8,27,47,114,146],"trace":[9,115],"exhibiting":[10],"a":[11,20,78,104,178],"mismatch":[12],"between":[13],"the":[14,17,35,38,57,66,71,94,100,113,130,138,145,164,167],"specification":[15],"and":[16,41,52,156,183],"implementation":[18],"of":[19,43,65,90,106,112,140,166],"design.":[21],"Automated":[22],"design":[23,60,73,81],"debugging":[24,61,82,168],"uses":[25,85],"these":[26],"traces":[28,48],"to":[29,54,87,127,153,162,189],"identify":[30],"potentially":[31],"modules":[33],"causing":[34],"error.":[36],"With":[37],"increasing":[39],"size":[40],"complexity":[42],"modern":[44],"VLSI":[45],"designs,":[46],"have":[49],"become":[50,63],"longer":[51],"harder":[53],"analyze.":[55],"At":[56],"same":[58],"time,":[59],"has":[62],"one":[64],"most":[67],"resource-intensive":[68],"steps":[69],"in":[70,144,181,186],"chip":[72],"cycle.":[74],"This":[75,120],"work":[76],"proposes":[77],"scalable":[79],"SAT-based":[80],"algorithm":[83,98],"that":[84,92,116],"interpolants":[86,126],"over-approximate":[88],"sets":[89],"constraints":[91],"model":[93],"behavior.":[96],"The":[97,148],"partitions":[99],"original":[101],"problem":[102],"into":[103],"sequence":[105],"smaller":[107],"subproblems":[108],"by":[109,124],"using":[110,125,170],"subsections":[111],"are":[117],"examined":[118,143],"iteratively.":[119],"is":[121,151,160],"made":[122],"possible":[123],"properly":[128],"constrain":[129],"behavior":[132],"for":[133],"each":[134],"subproblem,":[135],"significantly":[136],"reducing":[137],"number":[139],"simultaneous":[141],"time-frames":[142],"trace.":[147],"described":[149],"method":[150],"shown":[152],"be":[154],"complete":[155],"additional":[158],"technique":[159],"presented":[161],"improve":[163],"quality":[165],"results":[169],"multiple":[171],"interpolants.":[172],"Experiments":[173],"on":[174],"real":[175],"designs":[176],"show":[177],"57%":[179],"reduction":[180],"memory":[182],"23%":[184],"decrease":[185],"run-time":[187],"compared":[188],"previous":[190],"work.":[191]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}