{"id":"https://openalex.org/W2152849223","doi":"https://doi.org/10.1109/fmcad.2009.5351118","title":"SAT-based synthesis of clock gating functions using 3-valued abstraction","display_name":"SAT-based synthesis of clock gating functions using 3-valued abstraction","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2152849223","doi":"https://doi.org/10.1109/fmcad.2009.5351118","mag":"2152849223"},"language":"en","primary_location":{"id":"doi:10.1109/fmcad.2009.5351118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2009.5351118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Formal Methods in Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029046441","display_name":"Eli Arbel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Eli Arbel","raw_affiliation_strings":["IBM Haifa Research Laboratory, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Haifa Research Laboratory, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024656386","display_name":"Oleg Rokhlenko","orcid":"https://orcid.org/0000-0002-7158-9161"},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Oleg Rokhlenko","raw_affiliation_strings":["IBM Haifa Research Laboratory, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Haifa Research Laboratory, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083835703","display_name":"Karen Yorav","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Karen Yorav","raw_affiliation_strings":["IBM Haifa Research Laboratory, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Haifa Research Laboratory, Israel","institution_ids":["https://openalex.org/I4210167297"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210167297"],"apc_list":null,"apc_paid":null,"fwci":0.4854,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63320004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"198","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8593976497650146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.68717360496521},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.581721305847168},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5146347284317017},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4656902551651001},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44269320368766785},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4179401695728302},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4165896475315094},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38574427366256714},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3234982192516327},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2830200791358948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1054302453994751},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08203637599945068}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8593976497650146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.68717360496521},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.581721305847168},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5146347284317017},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4656902551651001},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44269320368766785},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4179401695728302},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4165896475315094},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38574427366256714},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3234982192516327},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2830200791358948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1054302453994751},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08203637599945068},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fmcad.2009.5351118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fmcad.2009.5351118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Formal Methods in Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1488816276","https://openalex.org/W1539380957","https://openalex.org/W1554331564","https://openalex.org/W1571484390","https://openalex.org/W1785980509","https://openalex.org/W1787074469","https://openalex.org/W1860460518","https://openalex.org/W1996445094","https://openalex.org/W2095698047","https://openalex.org/W2098560306","https://openalex.org/W2098667711","https://openalex.org/W2100609826","https://openalex.org/W2102488630","https://openalex.org/W2107470986","https://openalex.org/W2108505742","https://openalex.org/W2112476556","https://openalex.org/W2114381689","https://openalex.org/W2119765938","https://openalex.org/W2137564865","https://openalex.org/W2148021765","https://openalex.org/W2152938140","https://openalex.org/W2161614237","https://openalex.org/W2163601989","https://openalex.org/W2164319435","https://openalex.org/W2179498156","https://openalex.org/W2567389468","https://openalex.org/W2615428366","https://openalex.org/W3193564476","https://openalex.org/W4255371118","https://openalex.org/W6638020115","https://openalex.org/W6675047247","https://openalex.org/W6676796853"],"related_works":["https://openalex.org/W1969440359","https://openalex.org/W4386968318","https://openalex.org/W3152276953","https://openalex.org/W2610873304","https://openalex.org/W2524911825","https://openalex.org/W2749274223","https://openalex.org/W2902459906","https://openalex.org/W2308963021","https://openalex.org/W2076992934","https://openalex.org/W2260193433"],"abstract_inverted_index":{"Clock":[0],"gating":[1,33,58],"is":[2,35,84,114],"a":[3,22,38,53,56,72,90,122],"power":[4],"reduction":[5],"technique":[6,92,98,113],"for":[7,55],"digital":[8],"circuits":[9],"that":[10,82,119,138,144],"works":[11],"by":[12,155],"eliminating":[13],"unnecessary":[14],"switching":[15],"of":[16,18,41,47,71,142],"parts":[17],"the":[19,42,69,78,100,104,109,117,150,156],"clock":[20,32,57],"network,":[21],"power-hungry":[23],"component":[24],"in":[25,116],"hardware":[26],"designs.":[27],"An":[28],"effective":[29],"approach":[30,152],"to":[31,51,80],"synthesis":[34],"based":[36],"on":[37],"functional":[39],"analysis":[40],"design":[43],"using":[44,149],"BDDs.":[45],"Algorithms":[46],"this":[48],"type":[49],"attempt":[50,79],"build":[52],"BDD":[54,70],"circuit":[59],"and":[60,106],"then":[61],"reduce":[62],"its":[63],"size":[64],"with":[65,89,94],"an":[66],"approximation.":[67],"If":[68],"particular":[73],"latch":[74,83],"grows":[75],"too":[76],"large":[77],"gate":[81],"aborted.":[85],"We":[86],"replace":[87],"BDDs":[88],"SAT-based":[91,157],"combined":[93],"3-valued":[95],"abstraction.":[96],"Our":[97,135],"generates":[99],"approximation":[101],"directly":[102],"from":[103],"circuit,":[105],"thus":[107],"avoids":[108],"explosion.":[110],"Furthermore,":[111],"our":[112],"incremental":[115],"sense":[118],"it":[120],"produces":[121],"partial":[123],"result":[124],"(a":[125],"weaker":[126],"approximation)":[127],"if":[128],"time":[129],"or":[130],"memory":[131],"limits":[132],"are":[133],"exceeded.":[134],"experimentation":[136],"shows":[137],"more":[139],"than":[140],"70%":[141],"latches":[143],"could":[145],"not":[146],"be":[147],"gated":[148,154],"BDD-based":[151],"were":[153],"method.":[158]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}