{"id":"https://openalex.org/W4414433530","doi":"https://doi.org/10.1109/fdl68117.2025.11165276","title":"Performance Modeling and Analysis of Exposed Datapath Architectures","display_name":"Performance Modeling and Analysis of Exposed Datapath Architectures","publication_year":2025,"publication_date":"2025-09-10","ids":{"openalex":"https://openalex.org/W4414433530","doi":"https://doi.org/10.1109/fdl68117.2025.11165276"},"language":"en","primary_location":{"id":"doi:10.1109/fdl68117.2025.11165276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl68117.2025.11165276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081184867","display_name":"Klaus Schneider","orcid":"https://orcid.org/0000-0002-1305-7132"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]},{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Klaus Schneider","raw_affiliation_strings":["RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany"],"affiliations":[{"raw_affiliation_string":"RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany","institution_ids":["https://openalex.org/I153267046","https://openalex.org/I73114660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119704436","display_name":"Demyana Selim","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]},{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Demyana Selim","raw_affiliation_strings":["RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany"],"affiliations":[{"raw_affiliation_string":"RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany","institution_ids":["https://openalex.org/I153267046","https://openalex.org/I73114660"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093446920","display_name":"Nadine Kercher","orcid":"https://orcid.org/0009-0007-0300-0689"},"institutions":[{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]},{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nadine Kercher","raw_affiliation_strings":["RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany"],"affiliations":[{"raw_affiliation_string":"RPTU University Kaiserslautern-Landau,Kaiserslautern,Germany","institution_ids":["https://openalex.org/I153267046","https://openalex.org/I73114660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081184867"],"corresponding_institution_ids":["https://openalex.org/I153267046","https://openalex.org/I73114660"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29618613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9397000074386597},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5658000111579895},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5142999887466431},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.508899986743927},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5041000247001648},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.36079999804496765},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.35440000891685486},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.34290000796318054}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9397000074386597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7824000120162964},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5658000111579895},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5142999887466431},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.508899986743927},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5041000247001648},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4325000047683716},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.36079999804496765},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.35440000891685486},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35109999775886536},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.34290000796318054},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3199999928474426},{"id":"https://openalex.org/C67186912","wikidata":"https://www.wikidata.org/wiki/Q367664","display_name":"Data modeling","level":2,"score":0.3158999979496002},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.30959999561309814},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.3027999997138977},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.28700000047683716},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2858999967575073},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.28200000524520874},{"id":"https://openalex.org/C203274722","wikidata":"https://www.wikidata.org/wiki/Q7001161","display_name":"Network performance","level":2,"score":0.2689000070095062},{"id":"https://openalex.org/C104122410","wikidata":"https://www.wikidata.org/wiki/Q1416406","display_name":"Network model","level":2,"score":0.26759999990463257},{"id":"https://openalex.org/C2777115002","wikidata":"https://www.wikidata.org/wiki/Q7168246","display_name":"Performance prediction","level":2,"score":0.2606000006198883},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.2515999972820282},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl68117.2025.11165276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl68117.2025.11165276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W1506687165","https://openalex.org/W1577420679","https://openalex.org/W1830620847","https://openalex.org/W1952695700","https://openalex.org/W1963965124","https://openalex.org/W1969529818","https://openalex.org/W1979306010","https://openalex.org/W1979566015","https://openalex.org/W1998024887","https://openalex.org/W2008190628","https://openalex.org/W2022796472","https://openalex.org/W2027077493","https://openalex.org/W2040466547","https://openalex.org/W2049348107","https://openalex.org/W2080859692","https://openalex.org/W2082419751","https://openalex.org/W2083868341","https://openalex.org/W2089984858","https://openalex.org/W2096864363","https://openalex.org/W2100092435","https://openalex.org/W2104225326","https://openalex.org/W2105884870","https://openalex.org/W2107068041","https://openalex.org/W2108104128","https://openalex.org/W2111854880","https://openalex.org/W2115172404","https://openalex.org/W2120881863","https://openalex.org/W2129192659","https://openalex.org/W2130408605","https://openalex.org/W2131647018","https://openalex.org/W2132219981","https://openalex.org/W2134032953","https://openalex.org/W2134218813","https://openalex.org/W2139350452","https://openalex.org/W2143462372","https://openalex.org/W2145954193","https://openalex.org/W2147345262","https://openalex.org/W2150871235","https://openalex.org/W2153456949","https://openalex.org/W2154433299","https://openalex.org/W2159742171","https://openalex.org/W2163290010","https://openalex.org/W2168361773","https://openalex.org/W2168543008","https://openalex.org/W2169339215","https://openalex.org/W2172212694","https://openalex.org/W2180558173","https://openalex.org/W2294034716","https://openalex.org/W2565417786","https://openalex.org/W2768980428","https://openalex.org/W2798994962","https://openalex.org/W2886262653","https://openalex.org/W2901108115","https://openalex.org/W2979568057","https://openalex.org/W2987630328","https://openalex.org/W3130583495","https://openalex.org/W4200052910","https://openalex.org/W4233698415","https://openalex.org/W4233932103","https://openalex.org/W4234209831","https://openalex.org/W4236433846","https://openalex.org/W4242669587","https://openalex.org/W4243970730","https://openalex.org/W4244372507","https://openalex.org/W4249392939","https://openalex.org/W4251200524","https://openalex.org/W4281693886","https://openalex.org/W4281823623","https://openalex.org/W4313066767","https://openalex.org/W4383621084","https://openalex.org/W4389104630"],"related_works":[],"abstract_inverted_index":{"In":[0,98],"exposed":[1,66],"data":[2,30],"path":[3],"architectures,":[4,57,83],"registers":[5],"are":[6,45,52,59],"replaced":[7],"by":[8],"an":[9],"on-chip":[10],"network":[11,43,114],"that":[12],"connects":[13],"their":[14,42,85],"processing":[15],"units":[16],"(PUs)":[17],"directly.":[18],"This":[19],"allows":[20],"the":[21,33,40,74,77,102,106,111,117,126,136,141],"compiler":[22],"to":[23,134],"determine":[24,88],"PU":[25],"allocation,":[26],"instruction":[27,107],"scheduling,":[28],"and":[29,87,116,121,144],"transport":[31],"between":[32],"PUs.":[34],"To":[35],"prevent":[36],"unnecessary":[37],"synchronization":[38],"of":[39,76,81,104,113,119,140],"PUs,":[41,105],"ports":[44],"typically":[46],"buffered.":[47],"Although":[48],"many":[49],"performance":[50,62,132,147],"models":[51,63],"available":[53],"for":[54,64,92],"traditional":[55],"RISC":[56],"there":[58],"no":[60],"specific":[61],"buffered":[65],"datapath":[67],"(BED)":[68],"architectures.In":[69],"this":[70],"paper,":[71],"we":[72,100],"investigate":[73],"impact":[75],"relevant":[78],"design":[79],"parameters":[80,124,143],"BED":[82,96],"consider":[84],"dependencies,":[86],"reasonable":[89],"parameter":[90],"values":[91],"designing":[93],"cost-effective":[94],"efficient":[95],"processors.":[97],"particular,":[99],"examine":[101],"number":[103],"issue":[108],"width":[109],"(superscalarity),":[110],"size":[112],"buffers,":[115],"latency":[118],"instructions,":[120],"relate":[122],"these":[123],"with":[125,149],"processor":[127],"performance.":[128],"We":[129],"develop":[130],"a":[131],"model":[133,148],"estimate":[135],"runtime":[137],"in":[138],"terms":[139],"mentioned":[142],"validate":[145],"our":[146],"experimental":[150],"results.":[151]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}