{"id":"https://openalex.org/W4387444560","doi":"https://doi.org/10.1109/fdl59689.2023.10272195","title":"Instruction-Level Modeling and Evaluation of a Cache-Less Grid of Processing Cells","display_name":"Instruction-Level Modeling and Evaluation of a Cache-Less Grid of Processing Cells","publication_year":2023,"publication_date":"2023-09-13","ids":{"openalex":"https://openalex.org/W4387444560","doi":"https://doi.org/10.1109/fdl59689.2023.10272195"},"language":"en","primary_location":{"id":"doi:10.1109/fdl59689.2023.10272195","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/fdl59689.2023.10272195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104080209","display_name":"Vivek Govindasamy","orcid":"https://orcid.org/0009-0005-4745-3669"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek Govindasamy","raw_affiliation_strings":["CECS, University of California, Irvine,Irvine,California,USA","CECS, University of California, Irvine, Irvine, California, USA"],"affiliations":[{"raw_affiliation_string":"CECS, University of California, Irvine,Irvine,California,USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"CECS, University of California, Irvine, Irvine, California, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111950361","display_name":"Rainer D\u00f6mer","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rainer D\u00f6mer","raw_affiliation_strings":["CECS, University of California, Irvine,Irvine,California,USA","CECS, University of California, Irvine, Irvine, California, USA"],"affiliations":[{"raw_affiliation_string":"CECS, University of California, Irvine,Irvine,California,USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"CECS, University of California, Irvine, Irvine, California, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5104080209"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14634146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8312606811523438},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8079254627227783},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6458981037139893},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6358292102813721},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5540689826011658},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5374811887741089},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4596947729587555},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45696017146110535},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4424525201320648},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4372984766960144},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41056540608406067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38454556465148926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8312606811523438},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8079254627227783},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6458981037139893},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6358292102813721},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5540689826011658},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5374811887741089},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4596947729587555},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45696017146110535},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4424525201320648},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4372984766960144},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41056540608406067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38454556465148926},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl59689.2023.10272195","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/fdl59689.2023.10272195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1980989025","https://openalex.org/W2017503457","https://openalex.org/W2049562841","https://openalex.org/W2057820700","https://openalex.org/W2092608522","https://openalex.org/W2111413831","https://openalex.org/W2117489143","https://openalex.org/W2119677480","https://openalex.org/W2145023731","https://openalex.org/W2146079099","https://openalex.org/W2169665207","https://openalex.org/W2172307690","https://openalex.org/W2294693415","https://openalex.org/W2528553838","https://openalex.org/W3040708363","https://openalex.org/W3119921680","https://openalex.org/W4285717907","https://openalex.org/W4380153369","https://openalex.org/W4380153377","https://openalex.org/W4384339318","https://openalex.org/W6727683915","https://openalex.org/W6852848395","https://openalex.org/W6853497152"],"related_works":["https://openalex.org/W2061075966","https://openalex.org/W2147122795","https://openalex.org/W3147501184","https://openalex.org/W2167303720","https://openalex.org/W2046128376","https://openalex.org/W2268996566","https://openalex.org/W2038423975","https://openalex.org/W2363672756","https://openalex.org/W2109715593","https://openalex.org/W3161817247"],"abstract_inverted_index":{"While":[0],"processor":[1],"speeds":[2,10,61],"continue":[3],"to":[4,17,24],"show":[5,100],"performance":[6,68,102],"increases,":[7],"memory":[8,27],"access":[9],"remain":[11],"significantly":[12],"slower.":[13],"One":[14],"solution":[15],"is":[16],"develop":[18],"novel":[19],"computer":[20],"architectures,":[21,75],"specifically":[22],"designed":[23],"address":[25],"the":[26,31,43,50,57,67,96],"wall":[28],"such":[29],"as":[30],"cache-less":[32],"Grid":[33],"of":[34,62,69],"Processing":[35],"Cells":[36],"(GPC).":[37],"In":[38],"this":[39],"work,":[40],"we":[41,76],"model":[42,78],"GPC":[44,72],"architecture":[45],"using":[46],"SystemC":[47],"TLM-2.0":[48],"at":[49],"instruction-level":[51],"with":[52,73,86],"high":[53,59],"accuracy,":[54],"while":[55],"retaining":[56],"characteristic":[58],"simulation":[60],"transaction-level":[63],"modeling.":[64],"To":[65],"compare":[66],"our":[70],"modeled":[71],"existing":[74],"also":[77],"a":[79,91],"single":[80],"core":[81],"and":[82,89],"an":[83],"8-core":[84],"SMP":[85],"optimized":[87],"caches":[88],"run":[90],"bare-metal":[92],"Canny":[93],"application":[94],"on":[95],"three":[97],"architectures.":[98],"We":[99],"promising":[101],"evaluation":[103],"results":[104],"in":[105],"architectures":[106],"without":[107],"caches.":[108]},"counts_by_year":[],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}