{"id":"https://openalex.org/W4308095142","doi":"https://doi.org/10.1109/fdl56239.2022.9925657","title":"Formal Modelling of Burst-Mode Specifications in a Distributed Environment","display_name":"Formal Modelling of Burst-Mode Specifications in a Distributed Environment","publication_year":2022,"publication_date":"2022-09-14","ids":{"openalex":"https://openalex.org/W4308095142","doi":"https://doi.org/10.1109/fdl56239.2022.9925657"},"language":"en","primary_location":{"id":"doi:10.1109/fdl56239.2022.9925657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl56239.2022.9925657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013181712","display_name":"Alex Chan","orcid":"https://orcid.org/0000-0001-7617-1066"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alex Chan","raw_affiliation_strings":["Newcastle University,UK","Newcastle University, UK"],"affiliations":[{"raw_affiliation_string":"Newcastle University,UK","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015272875","display_name":"Danil Sokolov","orcid":"https://orcid.org/0000-0002-4030-0089"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Danil Sokolov","raw_affiliation_strings":["Dialog Semiconductor (Renasas),UK","Dialog Semiconductor (Renasas), UK"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor (Renasas),UK","institution_ids":[]},{"raw_affiliation_string":"Dialog Semiconductor (Renasas), UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008744860","display_name":"Victor Khomenko","orcid":"https://orcid.org/0000-0001-6422-2006"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Victor Khomenko","raw_affiliation_strings":["Newcastle University,UK","Newcastle University, UK"],"affiliations":[{"raw_affiliation_string":"Newcastle University,UK","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["Newcastle University,UK","Newcastle University, UK"],"affiliations":[{"raw_affiliation_string":"Newcastle University,UK","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Newcastle University, UK","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013181712"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":0.2922,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59401645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7501754760742188},{"id":"https://openalex.org/keywords/burst-mode","display_name":"Burst mode (computing)","score":0.6509772539138794},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.6343291997909546},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.6303187608718872},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4994926452636719},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.425426185131073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36536070704460144},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35674598813056946},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3189813494682312},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1295103132724762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11007627844810486},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10782411694526672},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08911174535751343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7501754760742188},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.6509772539138794},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.6343291997909546},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.6303187608718872},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4994926452636719},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.425426185131073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36536070704460144},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35674598813056946},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3189813494682312},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1295103132724762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11007627844810486},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10782411694526672},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08911174535751343},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl56239.2022.9925657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl56239.2022.9925657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G278903727","display_name":null,"funder_award_id":"EP/K012908/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6143952702","display_name":null,"funder_award_id":"EP/L025507/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G732396245","display_name":null,"funder_award_id":"EP/N023641/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1546129131","https://openalex.org/W2352590024","https://openalex.org/W1584197856","https://openalex.org/W2368796975","https://openalex.org/W153904579","https://openalex.org/W1785325397","https://openalex.org/W1597765845","https://openalex.org/W2538049348","https://openalex.org/W1801993675","https://openalex.org/W2106517084"],"abstract_inverted_index":{"Generalised":[0],"fundamental":[1],"mode":[2],"is":[3,15,57],"an":[4],"important":[5],"timing":[6,32,61],"assumption":[7,33,62],"for":[8,19],"implementing":[9],"digital":[10],"circuits,":[11],"where":[12],"the":[13,20,36,48,80,88,125],"environment":[14,49],"assumed":[16],"to":[17,22,66],"wait":[18,39,51],"circuit":[21,37],"stabilise":[23],"before":[24],"producing":[25],"new":[26,108],"inputs.":[27],"In":[28],"particular,":[29],"Burst-Mode":[30],"(BM)":[31],"states":[34],"that":[35],"must":[38,50],"until":[40,52],"a":[41,53,69,77],"complete":[42,54],"input":[43],"burst":[44,56],"has":[45],"arrived":[46],"and":[47,103,128,143],"output":[55,82],"produced.":[58],"However,":[59],"this":[60,84],"may":[63],"be":[64],"difficult":[65],"enforce":[67],"in":[68,146],"distributed":[70],"environment,":[71],"if":[72],"each":[73],"part":[74],"only":[75],"observes":[76],"subset":[78],"of":[79],"circuit\u2019s":[81],"burst.In":[83],"paper,":[85],"we":[86],"address":[87],"above":[89],"by":[90,98,106],"proposing":[91],"two":[92],"formal":[93],"modelling":[94],"methodologies:":[95],"1)":[96],"Design":[97,105],"Signal":[99],"Transition":[100],"Graphs":[101],"(STGs),":[102],"2)":[104],"our":[107],"model":[109],"called":[110],"Burst":[111],"Automata":[112],"(BAs).":[113],"STGs":[114],"are":[115],"flexible":[116],"as":[117],"they":[118],"express":[119],"many":[120,132],"behaviours,":[121],"while":[122],"BAs":[123],"extends":[124],"BM":[126],"methodology":[127],"enables":[129],"interoperability":[130],"between":[131],"different":[133],"models.":[134],"Our":[135],"experimental":[136],"results":[137],"show":[138],"improved":[139],"synthesis":[140],"success":[141],"rates":[142],"significant":[144],"reduction":[145],"literal":[147],"count.":[148]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}