{"id":"https://openalex.org/W3095947311","doi":"https://doi.org/10.1109/fdl50818.2020.9232941","title":"Efficient Cross-Level Testing for Processor Verification: A RISC- V Case-Study","display_name":"Efficient Cross-Level Testing for Processor Verification: A RISC- V Case-Study","publication_year":2020,"publication_date":"2020-09-15","ids":{"openalex":"https://openalex.org/W3095947311","doi":"https://doi.org/10.1109/fdl50818.2020.9232941","mag":"3095947311"},"language":"en","primary_location":{"id":"doi:10.1109/fdl50818.2020.9232941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl50818.2020.9232941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Forum for Specification and Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012137527","display_name":"Vladimir Herdt","orcid":"https://orcid.org/0000-0002-4481-057X"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Vladimir Herdt","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086566894","display_name":"Daniel Gro\u00dfe","orcid":"https://orcid.org/0000-0002-1490-6175"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Daniel Grosse","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","Chair of Complex Systems, Johannes Kepler University Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Chair of Complex Systems, Johannes Kepler University Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079520321","display_name":"Eyck Jentzsch","orcid":"https://orcid.org/0009-0007-1440-7433"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eyck Jentzsch","raw_affiliation_strings":["MINRES\u00ae Technologies GmbH, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"MINRES\u00ae Technologies GmbH, Munich, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]},{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","Institute of Computer Science, University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012137527"],"corresponding_institution_ids":["https://openalex.org/I33256026"],"apc_list":null,"apc_paid":null,"fwci":3.646,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.93333333,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8518905639648438},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7147077918052673},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7109264731407166},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6135886907577515},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5448645353317261},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5172608494758606},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.502474308013916},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48098695278167725},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45611780881881714},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.449440062046051},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4375397264957428},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4323325455188751},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.41930705308914185},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4153679609298706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34476718306541443},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2329937219619751},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20468571782112122},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13783341646194458},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.08522620797157288}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8518905639648438},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7147077918052673},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7109264731407166},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6135886907577515},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5448645353317261},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5172608494758606},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.502474308013916},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48098695278167725},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45611780881881714},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.449440062046051},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4375397264957428},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4323325455188751},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.41930705308914185},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4153679609298706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34476718306541443},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2329937219619751},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20468571782112122},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13783341646194458},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.08522620797157288},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl50818.2020.9232941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl50818.2020.9232941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Forum for Specification and Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5244853304","display_name":null,"funder_award_id":"01IW19001","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1555791645","https://openalex.org/W1896082546","https://openalex.org/W1992181084","https://openalex.org/W2098165956","https://openalex.org/W2127246304","https://openalex.org/W2136357775","https://openalex.org/W2187802606","https://openalex.org/W2767708858","https://openalex.org/W2945056715","https://openalex.org/W3013297713","https://openalex.org/W3040708363","https://openalex.org/W3092140938","https://openalex.org/W3142275771","https://openalex.org/W6746001379"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2104456922","https://openalex.org/W1537419803","https://openalex.org/W2036206036","https://openalex.org/W3116750762","https://openalex.org/W2129875767","https://openalex.org/W1552591294","https://openalex.org/W2386145041","https://openalex.org/W4372266824","https://openalex.org/W2350070473"],"abstract_inverted_index":{"Extensive":[0],"processor":[1,41],"verification":[2,42,111],"at":[3],"the":[4,44,60,65,82,110,113],"Register-Transfer":[5],"Level":[6],"(RTL)":[7],"is":[8,76],"crucial":[9],"to":[10,25],"avoid":[11],"bugs.":[12,137],"Therefore,":[13],"simulation-based":[14],"approaches":[15],"are":[16],"prevalent":[17],"but":[18],"they":[19],"require":[20],"efficient":[21,36,98],"test":[22,86],"generation":[23],"methods":[24],"achieve":[26],"a":[27,88,96,104],"thorough":[28],"verification.":[29],"In":[30],"this":[31],"paper":[32],"we":[33,106],"propose":[34],"an":[35,53],"cross-level":[37,91],"testing":[38,101],"approach":[39,128],"for":[40,81],"targeting":[43],"RISC-":[45,117],"V":[46,118],"Instruction":[47,72],"Set":[48,73],"Architecture":[49],"(ISA).":[50],"We":[51],"generate":[52],"endless":[54],"instruction":[55,66],"stream":[56,67],"without":[57],"restrictions":[58],"on":[59,109],"generated":[61],"instructions":[62],"by":[63],"evolving":[64],"on-the-fly":[68],"during":[69],"simulation.":[70],"An":[71],"Simulator":[74],"(ISS)":[75],"leveraged":[77],"as":[78],"reference":[79],"model":[80],"RTL":[83],"core":[84,119],"under":[85],"in":[87,133],"tightly":[89],"coupled":[90],"co-simulation":[92],"setting.":[93],"This":[94],"enables":[95],"very":[97,131],"and":[99],"comprehensive":[100],"process.":[102],"As":[103],"case-study":[105],"present":[107],"results":[108],"of":[112,120],"32":[114],"bit":[115],"pipelined":[116],"MINRES":[121],"The":[122],"Good":[123],"Folk":[124],"(TGF)":[125],"Series":[126],"Our":[127],"has":[129],"been":[130],"effective":[132],"finding":[134],"several":[135],"serious":[136]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}