{"id":"https://openalex.org/W3097379200","doi":"https://doi.org/10.1109/fdl50818.2020.9232932","title":"Beyond real number modeling: Comparison of analog modeling approaches","display_name":"Beyond real number modeling: Comparison of analog modeling approaches","publication_year":2020,"publication_date":"2020-09-15","ids":{"openalex":"https://openalex.org/W3097379200","doi":"https://doi.org/10.1109/fdl50818.2020.9232932","mag":"3097379200"},"language":"en","primary_location":{"id":"doi:10.1109/fdl50818.2020.9232932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl50818.2020.9232932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Forum for Specification and Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052124660","display_name":"Wolfgang Scherr","orcid":"https://orcid.org/0009-0003-0257-6425"},"institutions":[{"id":"https://openalex.org/I4210127953","display_name":"FH K\u00e4rnten","ror":"https://ror.org/036w00e23","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210127953"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Wolfgang Scherr","raw_affiliation_strings":["Carinthia University of Applied Sciences,Dept. of Integrated Systems and Circuit Design,Villach,Austria","Dept. of Integrated Systems and Circuit Design, Carinthia University of Applied Sciences, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Carinthia University of Applied Sciences,Dept. of Integrated Systems and Circuit Design,Villach,Austria","institution_ids":["https://openalex.org/I4210127953"]},{"raw_affiliation_string":"Dept. of Integrated Systems and Circuit Design, Carinthia University of Applied Sciences, Villach, Austria","institution_ids":["https://openalex.org/I4210127953"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006149506","display_name":"Karsten Einwich","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103260","display_name":"Joyson Safety Systems (Germany)","ror":"https://ror.org/01chd1z63","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210103260","https://openalex.org/I4210105244"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karsten Einwich","raw_affiliation_strings":["Coseda Technologies GmbH,Dresden,Germany","Coseda Technologies GmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Coseda Technologies GmbH,Dresden,Germany","institution_ids":["https://openalex.org/I4210103260"]},{"raw_affiliation_string":"Coseda Technologies GmbH, Dresden, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052124660"],"corresponding_institution_ids":["https://openalex.org/I4210127953"],"apc_list":null,"apc_paid":null,"fwci":0.8976,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.78207794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9252668619155884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8508941531181335},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5847110152244568},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48299849033355713},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4616678059101105},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.45791497826576233},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4406704604625702},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.41261959075927734},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41118568181991577},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.30781543254852295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27934521436691284},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2737743854522705},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.18058282136917114},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1621127426624298},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13691577315330505}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9252668619155884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8508941531181335},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5847110152244568},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48299849033355713},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4616678059101105},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.45791497826576233},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4406704604625702},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.41261959075927734},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41118568181991577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30781543254852295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27934521436691284},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2737743854522705},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.18058282136917114},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1621127426624298},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13691577315330505},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl50818.2020.9232932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl50818.2020.9232932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Forum for Specification and Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2155293386","https://openalex.org/W2735199553","https://openalex.org/W2745235995","https://openalex.org/W2765133379","https://openalex.org/W2808375863","https://openalex.org/W2967463583","https://openalex.org/W3015974006","https://openalex.org/W6752604666"],"related_works":["https://openalex.org/W4300851787","https://openalex.org/W2543714346","https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W3093782403","https://openalex.org/W2133071611","https://openalex.org/W2097593007","https://openalex.org/W2167813198","https://openalex.org/W1963774445"],"abstract_inverted_index":{"In":[0,138],"the":[1,28,44,55,74,100,110,168],"last":[2],"few":[3],"years,":[4],"several":[5,198],"approaches":[6,32],"were":[7],"presented":[8,178],"to":[9,53,106,213],"model":[10,89,94,120,141],"analog":[11],"behavior":[12],"using":[13,146],"digital":[14],"description":[15],"languages.":[16],"It":[17],"was":[18],"shown":[19],"that":[20],"these":[21,158],"easily":[22],"outperform,":[23],"for":[24,183,207,218],"abstract":[25],"behaviour":[26],"models,":[27],"classic":[29,83],"SPICE":[30],"simulation":[31,101],"and":[33,92,108,130,172,177,187,220],"can":[34,190],"run":[35],"on":[36,64,68,150,167],"digital,":[37],"event-based":[38],"simulators.":[39],"But":[40],"which":[41],"is":[42,103,121,142,160],"really":[43],"most":[45,56],"efficient":[46],"of":[47,157],"these?":[48],"Thus,":[49],"this":[50,200],"work":[51,201],"aims":[52],"compare":[54],"common":[57],"\u201cdigital\u201d":[58],"approaches.":[59],"At":[60],"first,":[61],"it":[62,86],"focus":[63],"generating":[65],"models":[66,79,159,189],"based":[67,149],"directed":[69],"real-type":[70],"signals":[71],"only":[72],"-":[73],"so":[75],"called":[76,136],"real":[77],"number":[78],"(RNM).":[80],"Using":[81],"a":[82,124,131,140,180],"filter":[84],"example,":[85],"presents":[87],"one":[88,93],"in":[90,95,144,179,195,197],"SystemVerilog":[91,196],"SystemC.":[96],"For":[97],"both":[98],"setups":[99],"performance":[102],"evaluated.":[104],"Next,":[105],"generalize":[107],"simplify":[109],"modeling":[111,219],"process,":[112],"alternative":[113],"solutions":[114],"are":[115,175],"implemented.":[116],"The":[117,154,209],"System":[118],"Verilog":[119],"refined":[122],"by":[123],"novel":[125],"proposal,":[126],"defining":[127],"linear":[128,152],"elements":[129,148],"resolved,":[132],"bidirectional":[133],"signal":[134],"type":[135],"EEnet.":[137],"contrast,":[139],"implemented":[143],"SystemC-AMS":[145,188],"standard":[147],"electrical":[151],"networks.":[153],"execution":[155],"time":[156],"measured":[161],"as":[162],"well.":[163],"All":[164],"results,":[165],"generated":[166],"very":[169],"same":[170],"hardware":[171],"operating":[173],"system,":[174],"collected":[176],"single":[181],"diagram":[182],"comparison.":[184],"Although":[185],"SystemC":[186],"outperform":[191],"their":[192],"related":[193],"implementations":[194],"aspects,":[199],"points":[202],"out":[203],"some":[204,215],"potential":[205],"room":[206],"improvement.":[208],"results":[210],"also":[211],"allow":[212],"state":[214],"general":[216],"rules":[217],"simulation.":[221]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":1}],"updated_date":"2026-02-21T06:11:54.161237","created_date":"2025-10-10T00:00:00"}