{"id":"https://openalex.org/W3040708363","doi":"https://doi.org/10.1109/fdl.2018.8524047","title":"Extensible and Configurable RISC-V Based Virtual Prototype","display_name":"Extensible and Configurable RISC-V Based Virtual Prototype","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W3040708363","doi":"https://doi.org/10.1109/fdl.2018.8524047","mag":"3040708363"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2018.8524047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2018.8524047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012137527","display_name":"Vladimir Herdt","orcid":"https://orcid.org/0000-0002-4481-057X"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Vladimir Herdt","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086566894","display_name":"Daniel Gro\u00dfe","orcid":"https://orcid.org/0000-0002-1490-6175"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Grosse","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100775464","display_name":"Hoang M. Le","orcid":"https://orcid.org/0000-0002-8957-4144"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hoang M. Le","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":5.6545,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.9744002,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8085690140724182},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7877773642539978},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6446195244789124},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5886716246604919},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5111094117164612},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4750504493713379},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46862274408340454},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4262264370918274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2415858507156372}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8085690140724182},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7877773642539978},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6446195244789124},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5886716246604919},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5111094117164612},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4750504493713379},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46862274408340454},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4262264370918274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2415858507156372}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl.2018.8524047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2018.8524047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Forum on Specification & Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1555791645","https://openalex.org/W1607765501","https://openalex.org/W1981175410","https://openalex.org/W2132074508","https://openalex.org/W2147657366","https://openalex.org/W2575436408","https://openalex.org/W2605734758","https://openalex.org/W2808548211","https://openalex.org/W3152327067","https://openalex.org/W4238298844","https://openalex.org/W4244185271","https://openalex.org/W6735372336","https://openalex.org/W6752067463"],"related_works":["https://openalex.org/W1516969156","https://openalex.org/W1543454109","https://openalex.org/W2550108858","https://openalex.org/W2141592621","https://openalex.org/W22163825","https://openalex.org/W2393760339","https://openalex.org/W1533427061","https://openalex.org/W2164547265","https://openalex.org/W4200142736","https://openalex.org/W4298844102"],"abstract_inverted_index":{"Internet-of-Things":[0],"(IoT)":[1],"opens":[2],"a":[3,137,141,166,201],"new":[4],"world":[5],"of":[6,17,72,110,131,149],"possibilities":[7],"for":[8,41,88,193],"both":[9],"personal":[10],"and":[11,31,57,119,145,162,170,175,229,233],"industrial":[12],"applications.":[13],"At":[14],"the":[15,21,24,64,121,129,194,226],"heart":[16],"an":[18,29,146],"IoT":[19],"device,":[20],"processor":[22],"is":[23,37,46,158,180,219],"core":[25],"component.":[26],"Hence,":[27],"as":[28,75,77,102,160],"open":[30,221],"free":[32],"instruction":[33,59],"set":[34,60,148],"architecture":[35],"RISC-V":[36,123,138,217,227],"gaining":[38],"huge":[39],"popularity":[40],"IoT.":[42],"A":[43],"large":[44],"ecosystem":[45,228],"available":[47],"around":[48],"RISC-V,":[49],"including":[50],"various":[51],"RTL":[52,73],"implementations":[53,74],"at":[54,63],"one":[55],"end":[56],"high-speed":[58],"simulators":[61],"(ISSs)":[62],"other":[65],"end.":[66],"These":[67],"ISSs":[68],"facilitate":[69],"functional":[70],"verification":[71],"well":[76],"early":[78],"SW":[79,153],"development":[80],"to":[81,95,186,206,223],"some":[82],"extent.":[83],"However,":[84],"being":[85,209],"designed":[86,159],"predominantly":[87],"speed,":[89],"they":[90],"can":[91],"hardly":[92],"be":[93],"extended":[94],"support":[96],"further":[97,231],"system-level":[98],"use":[99,196],"cases":[100],"such":[101],"design":[103],"space":[104],"exploration,":[105],"power/timing/performance":[106],"validation":[107],"or":[108],"analysis":[109],"complex":[111],"HW/SW":[112],"interactions.":[113],"In":[114],"this":[115,133],"paper,":[116],"we":[117],"propose":[118],"implement":[120],"first":[122],"based":[124],"Virtual":[125],"Prototype":[126],"(VP)":[127],"with":[128,152,165],"goal":[130],"filling":[132],"gap.":[134],"We":[135],"provide":[136],"RV321M":[139],"core,":[140],"PLIC-based":[142],"interrupt":[143],"controller":[144],"essential":[147],"peripherals":[150],"together":[151],"debug":[154],"capabilities.":[155],"The":[156,177],"VP":[157,199,218],"extensible":[161],"configurable":[163],"platform":[164],"generic":[167],"bus":[168],"system":[169],"implemented":[171],"in":[172],"standard-compliant":[173],"SystemC":[174],"TLM-2.0.":[176],"latter":[178],"point":[179],"very":[181],"important,":[182],"since":[183],"it":[184],"allows":[185,200],"leverage":[187],"cutting-edge":[188],"SystemC-based":[189],"modeling":[190],"techniques":[191],"needed":[192],"mentioned":[195],"cases.":[197],"Our":[198],"significantly":[202],"faster":[203],"simulation":[204],"compared":[205],"RTL,":[207],"while":[208],"more":[210],"accurate":[211],"than":[212],"existing":[213],"ISSs.":[214],"Finally,":[215],"our":[216],"fully":[220],"source":[222],"help":[224],"expanding":[225],"stimulating":[230],"research":[232],"development.":[234]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":8}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}