{"id":"https://openalex.org/W2789370582","doi":"https://doi.org/10.1109/fdl.2017.8303896","title":"Automatic generation of cycle-accurate Simulink blocks from hdl ips","display_name":"Automatic generation of cycle-accurate Simulink blocks from hdl ips","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2789370582","doi":"https://doi.org/10.1109/fdl.2017.8303896","mag":"2789370582"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2017.8303896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2017.8303896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Forum on Specification and Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035313573","display_name":"Stefano Centomo","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stefano Centomo","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069672683","display_name":"Michele Lora","orcid":"https://orcid.org/0000-0002-6224-4313"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Lora","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054659649","display_name":"Antonio Portaluri","orcid":"https://orcid.org/0000-0002-7953-8916"},"institutions":[{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Portaluri","raw_affiliation_strings":["EDALab S.r.l., Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EDALab S.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072344860","display_name":"Francesco Stefanni","orcid":"https://orcid.org/0000-0002-5706-4799"},"institutions":[{"id":"https://openalex.org/I4210136015","display_name":"EDALab (Italy)","ror":"https://ror.org/041ad9g51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136015"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Stefanni","raw_affiliation_strings":["EDALab S.r.l., Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EDALab S.r.l., Verona, Italy","institution_ids":["https://openalex.org/I4210136015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5035313573"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.8162,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76149211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8622406721115112},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7414076924324036},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5980967283248901},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5834326148033142},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5356675386428833},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5161994099617004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5000908374786377},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5000653266906738},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4703940153121948},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4303463101387024},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4274606704711914},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4128200113773346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3989350199699402},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.34887388348579407},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2530030310153961},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.1552528738975525},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1041264533996582}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8622406721115112},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7414076924324036},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5980967283248901},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5834326148033142},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5356675386428833},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5161994099617004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5000908374786377},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5000653266906738},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4703940153121948},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4303463101387024},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4274606704711914},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4128200113773346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3989350199699402},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.34887388348579407},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2530030310153961},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.1552528738975525},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1041264533996582},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl.2017.8303896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2017.8303896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Forum on Specification and Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1565830740","https://openalex.org/W1824900259","https://openalex.org/W2009680616","https://openalex.org/W2051058516","https://openalex.org/W2107857712","https://openalex.org/W2119759435","https://openalex.org/W2123610036","https://openalex.org/W2151452185","https://openalex.org/W2166046253","https://openalex.org/W2169621739","https://openalex.org/W2192768913","https://openalex.org/W2342887478","https://openalex.org/W2518855613","https://openalex.org/W2520336357","https://openalex.org/W2535224159","https://openalex.org/W2622072046","https://openalex.org/W4240176956","https://openalex.org/W4243617343","https://openalex.org/W6684996014","https://openalex.org/W6729265992"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2111408175","https://openalex.org/W2537479781","https://openalex.org/W2155744950"],"abstract_inverted_index":{"Simulation":[0],"of":[1,37,61,84,148],"accurate":[2],"HW":[3,46,65,126],"models":[4,74],"is":[5],"usually":[6],"required":[7],"to":[8,77,123,130,153,158,174],"verify":[9],"Embedded":[10],"SW.":[11],"However,":[12],"heterogeneous":[13,144],"system":[14],"simulators":[15,26],"do":[16],"not":[17],"easily":[18,119],"allow":[19],"it":[20,69,88],"and":[21,50,93,133,178],"designers":[22],"must":[23],"connect":[24],"multiple":[25],"in":[27,59,166],"complex":[28,132,143],"co-simulation":[29,136,160],"environments.":[30],"This":[31],"paper":[32,168],"proposes":[33,89],"the":[34,42,62,85,101,106,155,163,170],"automatic":[35],"generation":[36],"cycle-accurate":[38,82],"Simulink":[39,122],"blocks":[40,116],"from":[41,55],"two":[43,63,90,171],"most":[44],"popular":[45],"description":[47,66],"languages:":[48],"VHDL":[49],"Verilog.":[51],"The":[52,96],"methodology":[53],"starts":[54],"an":[56],"IP":[57],"modeled":[58],"one":[60,98,108],"supported":[64],"languages.":[67],"Then,":[68,87],"relies":[70,99],"on":[71,100],"state-of-the-art":[72,159],"RTL":[73,149],"abstraction":[75],"procedure":[76],"produce":[78],"a":[79,138],"functionally":[80],"equivalent":[81],"model":[83],"IP.":[86],"alternative":[91],"mapping":[92],"code-generation":[94],"techniques.":[95,161],"first":[97],"portable":[102],"FMI":[103],"standard,":[104],"while":[105,128],"other":[107],"exploits":[109],"Mathworks'":[110],"proprietary":[111],"C":[112],"MEX":[113],"S-Functions.":[114],"These":[115],"can":[117],"be":[118],"integrated":[120],"within":[121],"simulate":[124],"digital":[125],"components":[127],"avoiding":[129],"build":[131],"computationally":[134],"demanding":[135],"frameworks:":[137],"valuable":[139],"feature":[140],"when":[141],"developing":[142],"systems.":[145],"A":[146],"set":[147],"IPs":[150],"are":[151],"used":[152],"compare":[154],"proposed":[156,172],"approach":[157],"Furthermore,":[162],"experiments":[164],"presented":[165],"this":[167],"compares":[169],"alternatives":[173],"highlight":[175],"their":[176],"advantages":[177],"drawbacks.":[179]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}