{"id":"https://openalex.org/W4232551295","doi":"https://doi.org/10.1109/fdl.2015.7306085","title":"A special-purpose language for implementing pipelined FPGA-based accelerators","display_name":"A special-purpose language for implementing pipelined FPGA-based accelerators","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W4232551295","doi":"https://doi.org/10.1109/fdl.2015.7306085"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2015.7306085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2015.7306085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Forum on Specification and Design Languages (FDL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080204808","display_name":"Cristiano Bacelar de Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Cristiano B. De Oliveira","raw_affiliation_strings":["Institute of Mathematical and Computer Sciences, University of Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Mathematical and Computer Sciences, University of Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059271413","display_name":"Ricardo Menotti","orcid":"https://orcid.org/0000-0002-7010-5030"},"institutions":[{"id":"https://openalex.org/I177909021","display_name":"Universidade Federal de S\u00e3o Carlos","ror":"https://ror.org/00qdc6m37","country_code":"BR","type":"education","lineage":["https://openalex.org/I177909021"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Menotti","raw_affiliation_strings":["Universidade Federal de Sao Carlos, Sao Carlos, SP, BR"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Sao Carlos, Sao Carlos, SP, BR","institution_ids":["https://openalex.org/I177909021"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007667456","display_name":"Jo\u00e3o M. P. Cardoso","orcid":"https://orcid.org/0000-0002-7353-1799"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Joao M. P. Cardoso","raw_affiliation_strings":["Faculty of Engineering, University of Porto, Portugal"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of Porto, Portugal","institution_ids":["https://openalex.org/I182534213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032834863","display_name":"Eduardo Marques","orcid":"https://orcid.org/0000-0002-7747-3602"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Marques","raw_affiliation_strings":["Institute of Mathematical and Computer Sciences, University of Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Mathematical and Computer Sciences, University of Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5080204808"],"corresponding_institution_ids":["https://openalex.org/I17974374"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30954312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8217625617980957},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7896305322647095},{"id":"https://openalex.org/keywords/domain-specific-language","display_name":"Domain-specific language","score":0.6055236458778381},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5892993211746216},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5688677430152893},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.558214545249939},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.5368061661720276},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.47232574224472046},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46992361545562744},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44774913787841797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4286329746246338},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4102797210216522},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.25175783038139343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8217625617980957},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7896305322647095},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.6055236458778381},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5892993211746216},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5688677430152893},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.558214545249939},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.5368061661720276},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.47232574224472046},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46992361545562744},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44774913787841797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4286329746246338},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4102797210216522},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.25175783038139343},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl.2015.7306085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2015.7306085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Forum on Specification and Design Languages (FDL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320997","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","ror":"https://ror.org/02ddkpn78"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4247178515","https://openalex.org/W1981284526","https://openalex.org/W2097236935","https://openalex.org/W3002976045","https://openalex.org/W2121863986","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W4360994686","https://openalex.org/W2055606014"],"abstract_inverted_index":{"A":[0,14],"common":[1],"use":[2,105],"for":[3,72,155],"Field-Programmable":[4],"Gate":[5],"Arrays":[6],"(FPGAs)":[7],"is":[8,19,103],"the":[9,22,38,67,76,89,104,122,165,175,180,187],"implementation":[10],"of":[11,16,25,40,106,167,189],"hardware":[12,46,95,171],"accelerators.":[13,172],"way":[15],"doing":[17],"so":[18],"to":[20,65,88,100,124,130,186,191],"specify":[21],"internal":[23],"logic":[24],"such":[26,80],"accelerators":[27],"by":[28,79,92,138],"using":[29,73],"Hardware":[30],"Description":[31],"Languages":[32,109],"(HDLs).":[33],"However,":[34,75],"HDLs":[35,119],"rely":[36],"on":[37,56,149,164],"expertise":[39],"developers":[41,123],"and":[42,134,179],"their":[43],"knowledge":[44],"about":[45],"development":[47,166],"with":[48,126],"FPGAs.":[49,74,192],"Regarding":[50],"this,":[51],"efforts":[52],"have":[53],"been":[54,161],"focused":[55],"developing":[57],"High-level":[58],"Synthesis":[59],"(HLS)":[60],"tools":[61,81],"in":[62,86],"an":[63],"attempt":[64],"increase":[66],"overall":[68],"abstraction":[69,116],"level":[70],"required":[71],"solutions":[77],"presented":[78],"are":[82,183],"commonly":[83],"considered":[84],"inefficient":[85],"comparison":[87],"ones":[90],"achieved":[91],"a":[93,150],"specialized":[94],"designer.":[96],"An":[97],"alternative":[98],"solution":[99],"program":[101],"FPGAs":[102],"Domain-":[107],"Specific":[108],"(DSLs),":[110],"as":[111],"they":[112],"can":[113],"provide":[114],"higher":[115],"levels":[117],"than":[118],"still":[120],"allowing":[121],"deal":[125],"specific":[127],"issues":[128],"leading":[129],"more":[131],"efficient":[132],"designs":[133],"not":[135],"always":[136],"covered":[137],"HLS":[139],"tools.":[140],"In":[141],"this":[142],"paper":[143],"we":[144,182],"present":[145,174],"our":[146],"recent":[147,176],"work":[148],"DSL":[151],"named":[152],"LALP":[153,177,190],"(Language":[154],"Aggressive":[156],"Loop":[157],"Pipelining),":[158],"which":[159],"has":[160],"developed":[162],"focusing":[163],"FPGAbased,":[168],"aggressively":[169],"pipelined,":[170],"We":[173],"extensions":[178],"challenges":[181],"facing":[184],"regarding":[185],"compilation":[188]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}