{"id":"https://openalex.org/W4239411689","doi":"https://doi.org/10.1109/fdl.2015.7306080","title":"Enabler-based synchronizer model for clock domain crossing static verification","display_name":"Enabler-based synchronizer model for clock domain crossing static verification","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W4239411689","doi":"https://doi.org/10.1109/fdl.2015.7306080"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2015.7306080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2015.7306080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Forum on Specification and Design Languages (FDL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039969801","display_name":"Mejid Kebaili","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Kebaili","raw_affiliation_strings":["Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067330751","display_name":"Katell Morin-Allory","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"K. Morin-Allory","raw_affiliation_strings":["Grenoble Alpes University, TIMA Laboratory, France","Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Alpes University, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089175399","display_name":"J.C. Brignone","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ","FR"],"is_corresponding":false,"raw_author_name":"J.C. Brignone","raw_affiliation_strings":["Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105803544","display_name":"D. Borrione Mejid Kebaili","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"D. Borrione Mejid Kebaili","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069426138","display_name":"Jean-Christophe Brignone","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ","FR"],"is_corresponding":false,"raw_author_name":"Jean-Christophe Brignone","raw_affiliation_strings":["Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111954394","display_name":"Katell Morin-Allory","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Katell Morin-Allory","raw_affiliation_strings":["Grenoble Alpes University, TIMA Laboratory, France","Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Alpes University, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"Mejid Kebaili and Jean-Christophe Brignone are with STMicroelectronics, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371658","display_name":"D. Borrione","orcid":"https://orcid.org/0000-0002-4856-453X"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dominique Borrione","raw_affiliation_strings":["Grenoble Alpes University, TIMA Laboratory, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble Alpes University, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2041,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46932395,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.9563525915145874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8296679854393005},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8066353797912598},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.736239492893219},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.7103248238563538},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6388007402420044},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5183969140052795},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49962687492370605},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4769015312194824},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42644569277763367},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4185263216495514},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34321701526641846},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33281251788139343},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.2656668424606323},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1394462287425995},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12091991305351257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07660451531410217}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.9563525915145874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8296679854393005},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8066353797912598},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.736239492893219},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.7103248238563538},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6388007402420044},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5183969140052795},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49962687492370605},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4769015312194824},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42644569277763367},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4185263216495514},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34321701526641846},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33281251788139343},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.2656668424606323},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1394462287425995},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12091991305351257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07660451531410217},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fdl.2015.7306080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2015.7306080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Forum on Specification and Design Languages (FDL)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01393835v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01393835","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Forum on specification & Design Languages (FDL'15), Sep 2015, Barcelona, Spain","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2384332094","https://openalex.org/W2359563520","https://openalex.org/W2385675286","https://openalex.org/W2389002822","https://openalex.org/W2378481815","https://openalex.org/W4240186394","https://openalex.org/W4243423627","https://openalex.org/W2522303509","https://openalex.org/W2363501999","https://openalex.org/W2141223633"],"abstract_inverted_index":{"In":[0],"the":[1,7,32,78,81],"context":[2],"of":[3,9,24,34,65,80],"industrial":[4],"size":[5],"circuits,":[6],"interconnection":[8],"many":[10,13],"blocks":[11],"from":[12],"sources":[14],"lead":[15],"to":[16,45,52,67],"globally":[17],"asynchronous":[18],"locally":[19],"synchronous":[20],"designs.":[21],"The":[22],"transmission":[23],"information":[25],"between":[26],"clock":[27],"domains":[28],"requires":[29],"complex":[30],"synchronizers,":[31],"correctness":[33,79],"which":[35],"must":[36],"be":[37],"thoroughly":[38],"verified.":[39],"Current":[40],"EDA":[41],"tools":[42],"are":[43],"able":[44],"recognize":[46],"predefined":[47],"synchronizing":[48],"modules,":[49],"but":[50],"fail":[51],"identify":[53],"custom":[54],"synchronizers.":[55],"This":[56],"paper":[57],"presents":[58],"a":[59,63,72],"new":[60],"model":[61],"and":[62,75],"set":[64],"properties":[66],"automatically":[68],"extract":[69],"synchronizers":[70],"in":[71],"flat":[73],"design,":[74],"formally":[76],"verify":[77],"implemented":[82],"synchronization":[83],"protocol.":[84]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}