{"id":"https://openalex.org/W2117109283","doi":"https://doi.org/10.1109/fdl.2008.4641460","title":"RTL generation of channel architecture templates for a template-based SoC design flow","display_name":"RTL generation of channel architecture templates for a template-based SoC design flow","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2117109283","doi":"https://doi.org/10.1109/fdl.2008.4641460","mag":"2117109283"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2008.4641460","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022389839","display_name":"Jinhyun Cho","orcid":"https://orcid.org/0000-0002-4185-0592"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinhyun Cho","raw_affiliation_strings":["Seoul National University, Korea","Samsung Electronics Corporation Limited, South Korea","Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Samsung Electronics Corporation Limited, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044740368","display_name":"Soonwoo Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soonwoo Choi","raw_affiliation_strings":["Seoul National University, Korea","Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5098593806","display_name":"SooIk-Chae","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"SooIk-Chae","raw_affiliation_strings":["Seoul National University, Korea","Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11300098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"251","last_page":"252"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.8175104856491089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8090114593505859},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7016479969024658},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6258546710014343},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6049882173538208},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.5745493173599243},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.57117760181427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5221084356307983},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.44032424688339233},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.4401712417602539},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43697208166122437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28277844190597534},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08785253763198853}],"concepts":[{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.8175104856491089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8090114593505859},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7016479969024658},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6258546710014343},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6049882173538208},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.5745493173599243},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.57117760181427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5221084356307983},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.44032424688339233},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.4401712417602539},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43697208166122437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28277844190597534},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08785253763198853},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fdl.2008.4641460","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"},{"id":"pmh:oai:s-space.snu.ac.kr:10371/62289","is_oa":false,"landing_page_url":"http://hdl.handle.net/10371/62289","pdf_url":null,"source":{"id":"https://openalex.org/S4306401345","display_name":"Seoul National University Open Repository (Seoul National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139264467","host_organization_name":"Seoul National University","host_organization_lineage":["https://openalex.org/I139264467"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2159311419"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2029518208","https://openalex.org/W282396022","https://openalex.org/W2159022270"],"abstract_inverted_index":{"In":[0,18],"this":[1,19],"paper,":[2],"we":[3,47,68],"propose":[4],"the":[5,62,65],"design":[6,21,84,106],"methodology":[7],"for":[8,91],"communication":[9,92],"channel":[10,79,89,93,96],"templates":[11,97],"from":[12,25,36,55],"formal":[13,66],"specification":[14],"to":[15,40,57,60],"RTL":[16],"description.":[17,45],"flow,":[20],"and":[22],"verification":[23],"start":[24],"one":[26],"source,":[27],"LTL":[28,37],"property.":[29],"We":[30],"constructed":[31],"LTL-to-TRS,":[32],"which":[33],"is":[34],"translator":[35],"property":[38],"sets":[39],"Bluespec":[41,50],"term-rewriting":[42],"system":[43],"(TRS)":[44],"And,":[46],"use":[48,69],"a":[49,53,70,74],"compiler":[51],"as":[52,73],"synthesizer":[54],"TRS":[56],"RTL.":[58],"Also,":[59],"match":[61],"implementation":[63],"with":[64],"specification,":[67],"VIS":[71],"solver":[72],"model":[75],"checker.":[76],"And":[77],"then,":[78],"instances":[80],"generated":[81],"by":[82],"proposed":[83],"method":[85],"are":[86],"transformed":[87],"into":[88],"template-generators":[90],"library.":[94],"These":[95],"can":[98],"be":[99],"used":[100],"in":[101,104],"DSE":[102],"process":[103],"SoC":[105],"flow.":[107]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}