{"id":"https://openalex.org/W2126973252","doi":"https://doi.org/10.1109/fdl.2008.4641446","title":"Model-based Design Space Exploration for RTES with SysML and MARTE","display_name":"Model-based Design Space Exploration for RTES with SysML and MARTE","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2126973252","doi":"https://doi.org/10.1109/fdl.2008.4641446","mag":"2126973252"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2008.4641446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011064516","display_name":"Marcello Mura","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marcello Mura","raw_affiliation_strings":["ALaRI, University of Lugano (USI), Lugano, Switzerland","Fac. of Inf., Univ. of Lugano (USI), Lugano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI, University of Lugano (USI), Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"Fac. of Inf., Univ. of Lugano (USI), Lugano","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068651901","display_name":"Luis Gabriel Murillo","orcid":"https://orcid.org/0000-0002-3831-4262"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luis Gabriel Murillo","raw_affiliation_strings":["ALaRI, University of Lugano (USI), Lugano, Switzerland","Fac. of Inf., Univ. of Lugano (USI), Lugano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI, University of Lugano (USI), Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"Fac. of Inf., Univ. of Lugano (USI), Lugano","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086787792","display_name":"Mauro Prevostini","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mauro Prevostini","raw_affiliation_strings":["ALaRI, University of Lugano (USI), Lugano, Switzerland","Fac. of Inf., Univ. of Lugano (USI), Lugano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI, University of Lugano (USI), Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"Fac. of Inf., Univ. of Lugano (USI), Lugano","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":1.3809,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.84217286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"203","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systems-modeling-language","display_name":"Systems Modeling Language","score":0.833670973777771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7908221483230591},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7361112833023071},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6286166906356812},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.49449488520622253},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48712658882141113},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4792594909667969},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.42155763506889343},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41245365142822266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.40293437242507935},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36152082681655884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35383474826812744},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3432217836380005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10816383361816406}],"concepts":[{"id":"https://openalex.org/C21285288","wikidata":"https://www.wikidata.org/wiki/Q2117885","display_name":"Systems Modeling Language","level":4,"score":0.833670973777771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7908221483230591},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7361112833023071},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6286166906356812},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.49449488520622253},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48712658882141113},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4792594909667969},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.42155763506889343},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41245365142822266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40293437242507935},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36152082681655884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35383474826812744},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3432217836380005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10816383361816406},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl.2008.4641446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W382732","https://openalex.org/W1292974","https://openalex.org/W26988571","https://openalex.org/W66002137","https://openalex.org/W111535103","https://openalex.org/W113754791","https://openalex.org/W125512483","https://openalex.org/W896612656","https://openalex.org/W1557082763","https://openalex.org/W1581467978","https://openalex.org/W1604959559","https://openalex.org/W2034833774","https://openalex.org/W2099213238","https://openalex.org/W2107309176","https://openalex.org/W2111086140","https://openalex.org/W2115594860","https://openalex.org/W2118254743","https://openalex.org/W6604460213","https://openalex.org/W6634906012"],"related_works":["https://openalex.org/W2170113317","https://openalex.org/W2009258791","https://openalex.org/W2135253840","https://openalex.org/W1984712372","https://openalex.org/W2170871060","https://openalex.org/W3149751866","https://openalex.org/W2062302515","https://openalex.org/W2141291477","https://openalex.org/W2139959881","https://openalex.org/W2313716857"],"abstract_inverted_index":{"The":[0],"features":[1],"of":[2,15,19,39,46,52,123],"the":[3,35,44,56,66,96,100,120,134],"emerging":[4],"modeling":[5],"languages":[6],"for":[7,79],"system":[8,135],"design":[9,49,57,117,136],"allow":[10],"designers":[11,63],"to":[12,32,76,94,109,115,129],"build":[13],"models":[14,41],"almost":[16],"any":[17],"kind":[18],"heterogeneous":[20],"hardware-software":[21],"systems,":[22],"including":[23],"real":[24],"time":[25,97],"embedded":[26],"systems":[27],"(RTES).":[28],"An":[29],"important":[30],"goal":[31],"achieve":[33],"is":[34,55,83],"implementation":[36],"and":[37,112,126],"use":[38,110],"these":[40,53],"in":[42,64,92],"all":[43,70],"steps":[45,54],"a":[47],"common":[48],"flow.":[50],"One":[51],"space":[58],"exploration":[59],"(DSE),":[60],"which":[61],"helps":[62],"discovering":[65],"optimal":[67],"solutions":[68],"among":[69],"possible":[71],"combinations":[72],"after":[73,99],"mapping":[74],"functional":[75],"architectural":[77],"specifications;":[78],"RTES":[80],"this":[81],"step":[82],"particularly":[84],"hard":[85],"as":[86],"it":[87],"should":[88],"include":[89],"scheduling":[90],"analysis":[91,132],"order":[93],"proof":[95],"validity":[98],"mapping.":[101],"This":[102],"paper":[103],"presents":[104],"some":[105],"guidelines":[106],"on":[107],"how":[108],"SysML":[111],"MARTE":[113],"profiles":[114],"identify":[116],"points":[118],"fulfilling":[119],"timing":[121],"constraints":[122],"an":[124],"RTES,":[125],"thus":[127],"allowing":[128],"automate":[130],"DSE":[131],"within":[133],"phase.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}