{"id":"https://openalex.org/W2129361865","doi":"https://doi.org/10.1109/fdl.2008.4641445","title":"A model driven development approach for implementing reactive systems in hardware","display_name":"A model driven development approach for implementing reactive systems in hardware","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2129361865","doi":"https://doi.org/10.1109/fdl.2008.4641445","mag":"2129361865"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2008.4641445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074047906","display_name":"Zhonglei Wang","orcid":"https://orcid.org/0000-0002-3185-0257"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zhonglei Wang","raw_affiliation_strings":["Lehrstuhl fur Integrierte Systeme, Technische Universitat, Munich, Germany","Lehrstuhl fur Integrierte Syst., Tech. Univ. Munchen, Munchen"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl fur Integrierte Systeme, Technische Universitat, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Lehrstuhl fur Integrierte Syst., Tech. Univ. Munchen, Munchen","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012521962","display_name":"Andreas Herkersdorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Herkersdorf","raw_affiliation_strings":["Lehrstuhl fur Integrierte Systeme, Technische Universitat, Munich, Germany","Lehrstuhl fur Integrierte Syst., Tech. Univ. Munchen, Munchen"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl fur Integrierte Systeme, Technische Universitat, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Lehrstuhl fur Integrierte Syst., Tech. Univ. Munchen, Munchen","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055950616","display_name":"Stefano Merenda","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]},{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]}],"countries":["DE","PK"],"is_corresponding":false,"raw_author_name":"Stefano Merenda","raw_affiliation_strings":["Institut fur Informatik, Technische Universitat, Garching, Germany","[Inst. fur Inf., Tech. Univ. Munchen, Garching]"],"affiliations":[{"raw_affiliation_string":"Institut fur Informatik, Technische Universitat, Garching, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"[Inst. fur Inf., Tech. Univ. Munchen, Garching]","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001580382","display_name":"Michael Tautschnig","orcid":"https://orcid.org/0000-0002-7947-983X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Tautschnig","raw_affiliation_strings":["Formal Methods in Systems Engineering, Technische Universitat Darmstadt, Darmstadt, Germany","Formal Methods in Syst. Eng., Tech. Univ. Darmstadt, Darmstadt"],"affiliations":[{"raw_affiliation_string":"Formal Methods in Systems Engineering, Technische Universitat Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Formal Methods in Syst. Eng., Tech. Univ. Darmstadt, Darmstadt","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074047906"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.6889,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76877695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1666 2005","issue":null,"first_page":"197","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8455908894538879},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7047520279884338},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6848393678665161},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6198529005050659},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5287327766418457},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5177497267723083},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5140641927719116},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.4932073950767517},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4671784043312073},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4420095682144165},{"id":"https://openalex.org/keywords/domain-specific-language","display_name":"Domain-specific language","score":0.43683600425720215},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4347502589225769},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4159507751464844},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35679173469543457},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3364647626876831},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2897760272026062},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1467318832874298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8455908894538879},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7047520279884338},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6848393678665161},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6198529005050659},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5287327766418457},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5177497267723083},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5140641927719116},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.4932073950767517},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4671784043312073},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4420095682144165},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.43683600425720215},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4347502589225769},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4159507751464844},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35679173469543457},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3364647626876831},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2897760272026062},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1467318832874298},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fdl.2008.4641445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"},{"id":"pmh:oai:ora.ox.ac.uk:uuid:c9363aa5-b01f-4b82-ae35-6993f43afc7f","is_oa":false,"landing_page_url":"https://ora.ox.ac.uk/objects/uuid:c9363aa5-b01f-4b82-ae35-6993f43afc7f","pdf_url":null,"source":{"id":"https://openalex.org/S4306402636","display_name":"Oxford University Research Archive (ORA) (University of Oxford)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I40120149","host_organization_name":"University of Oxford","host_organization_lineage":["https://openalex.org/I40120149"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Department of Computer Science","raw_type":"Conference item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W909672","https://openalex.org/W1498455513","https://openalex.org/W1500906976","https://openalex.org/W1540492331","https://openalex.org/W1743136008","https://openalex.org/W1805404179","https://openalex.org/W2049600101","https://openalex.org/W2081938726","https://openalex.org/W2094580572","https://openalex.org/W2101949483","https://openalex.org/W2104925479","https://openalex.org/W2124951381","https://openalex.org/W2125415493","https://openalex.org/W2127335869","https://openalex.org/W2138612658","https://openalex.org/W2150408604","https://openalex.org/W2157333655","https://openalex.org/W2159765281","https://openalex.org/W2160962052","https://openalex.org/W2172115823","https://openalex.org/W2260792981","https://openalex.org/W2503657378","https://openalex.org/W3145201085","https://openalex.org/W6600040328","https://openalex.org/W6638195074"],"related_works":["https://openalex.org/W2794657471","https://openalex.org/W1970499202","https://openalex.org/W2095925360","https://openalex.org/W1549956274","https://openalex.org/W4246377515","https://openalex.org/W818898529","https://openalex.org/W1963927741","https://openalex.org/W4245356976","https://openalex.org/W307712065","https://openalex.org/W2052160877"],"abstract_inverted_index":{"To":[0],"deal":[1],"with":[2,49],"the":[3,9,40,54,88,95,106,116,120,141],"increasing":[4],"complexity":[5],"of":[6,56,118],"digital":[7],"systems,":[8],"model":[10,23],"driven":[11,24],"development":[12],"approach":[13,36,117],"has":[14],"proven":[15],"to":[16,31,108,110,122,133,148,154,162],"be":[17,99,146],"beneficial.":[18],"This":[19,78,113],"paper":[20,114],"presents":[21],"a":[22,44],"hardware":[25],"design":[26],"process":[27],"that":[28,94,155],"is":[29,37,79,104,131],"dedicated":[30],"reactive":[32],"embedded":[33],"systems.":[34,86],"The":[35],"based":[38],"on":[39],"component":[41],"language":[42,48],"(COLA),":[43],"synchronous":[45],"data":[46,73,135],"flow":[47,74,136],"formal":[50],"semantics.":[51],"COLA":[52,130],"follows":[53],"hypothesis":[55],"perfect":[57],"synchrony.":[58],"Models":[59],"thus":[60],"do":[61],"not":[62,91],"assume":[63],"specific":[64],"timing":[65],"properties":[66],"and":[67,138],"remain":[68],"deterministic":[69],"as":[70,72],"long":[71],"requirements":[75],"are":[76],"retained.":[77],"an":[80],"essential":[81],"feature":[82],"for":[83],"modeling":[84],"safety-critical":[85],"Further,":[87],"well-defined":[89],"semantics":[90],"only":[92],"allows":[93],"resulting":[96],"models":[97,121],"can":[98,145],"formally":[100],"reasoned":[101],"about,":[102],"but":[103],"also":[105],"key":[107],"translation":[109],"domain-specific":[111],"languages.":[112],"describes":[115],"translating":[119],"VHDL":[123,143,159],"descriptions":[124],"from":[125,157],"their":[126],"graphical":[127],"representations.":[128],"As":[129],"well-adapted":[132],"both":[134],"description":[137],"control":[139],"automata,":[140],"generated":[142],"code":[144,160],"synthesized":[147,156],"very":[149],"efficient":[150],"FPGA":[151],"circuits,":[152],"comparable":[153],"hand-written":[158],"according":[161],"our":[163],"case":[164],"study.":[165]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}