{"id":"https://openalex.org/W1980716740","doi":"https://doi.org/10.1109/fdl.2008.4641432","title":"VEST - An intelligent tool for timing SoCs verification using UML timing diagrams","display_name":"VEST - An intelligent tool for timing SoCs verification using UML timing diagrams","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W1980716740","doi":"https://doi.org/10.1109/fdl.2008.4641432","mag":"1980716740"},"language":"en","primary_location":{"id":"doi:10.1109/fdl.2008.4641432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039488441","display_name":"Andrzej Pu\u0142ka","orcid":"https://orcid.org/0000-0001-6853-3610"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Andrzej Pulka","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Inst. of Electron., Silesian Univ. of Technol., Gliwice"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Inst. of Electron., Silesian Univ. of Technol., Gliwice","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030488720","display_name":"Adam Milik","orcid":"https://orcid.org/0000-0003-1043-290X"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Adam Milik","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Inst. of Electron., Silesian Univ. of Technol., Gliwice"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Inst. of Electron., Silesian Univ. of Technol., Gliwice","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":1.4285,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79258744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"118","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8582972884178162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8309193849563599},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.7021821141242981},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5913082361221313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5299238562583923},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4844634532928467},{"id":"https://openalex.org/keywords/activity-diagram","display_name":"Activity diagram","score":0.47357046604156494},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4620136320590973},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4447352886199951},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44286003708839417},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.435075581073761},{"id":"https://openalex.org/keywords/applications-of-uml","display_name":"Applications of UML","score":0.4122179448604584},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3649114966392517},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17160412669181824}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8582972884178162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8309193849563599},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.7021821141242981},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5913082361221313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5299238562583923},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4844634532928467},{"id":"https://openalex.org/C64219723","wikidata":"https://www.wikidata.org/wiki/Q423262","display_name":"Activity diagram","level":4,"score":0.47357046604156494},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4620136320590973},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4447352886199951},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44286003708839417},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.435075581073761},{"id":"https://openalex.org/C41298492","wikidata":"https://www.wikidata.org/wiki/Q4781506","display_name":"Applications of UML","level":4,"score":0.4122179448604584},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3649114966392517},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17160412669181824}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fdl.2008.4641432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fdl.2008.4641432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Forum on Specification, Verification and Design Languages","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1783770095","https://openalex.org/W2001859357","https://openalex.org/W2009346485","https://openalex.org/W2131012717","https://openalex.org/W2137009711","https://openalex.org/W2141826787","https://openalex.org/W2150058102","https://openalex.org/W3143142163"],"related_works":["https://openalex.org/W3172631514","https://openalex.org/W2204090679","https://openalex.org/W2806866037","https://openalex.org/W2406499533","https://openalex.org/W2809618173","https://openalex.org/W3036403349","https://openalex.org/W2370569616","https://openalex.org/W2378147928","https://openalex.org/W1968510839","https://openalex.org/W2950360254"],"abstract_inverted_index":{"The":[0,19,28,37,50,59,71],"paper":[1],"concerns":[2],"problems":[3],"of":[4,8,43,63],"the":[5,46],"formal":[6,29],"verification":[7,51],"timings":[9,33],"in":[10,45,82],"complex":[11,25],"electronic":[12],"devices":[13],"-":[14],"systems":[15,26,32],"on":[16,55],"chip":[17],"(SoC).":[18],"authors":[20],"discuss":[21],"various":[22],"approaches":[23],"to":[24,67],"verification.":[27],"procedures":[30],"for":[31],"checking":[34],"are":[35,39,94],"presented.":[36],"models":[38,42],"defined":[40],"as":[41],"computation":[44],"heterogeneous":[47],"(HDL/SystemC/MATLAB)":[48],"environment.":[49],"process":[52],"is":[53],"performed":[54],"intermediate":[56],"UML":[57,68],"descriptions.":[58],"methodology":[60],"makes":[61],"use":[62],"timing":[64],"diagrams":[65],"introduced":[66],"2.x":[69],"standard.":[70],"entire":[72],"system":[73,79],"works":[74],"under":[75],"VEST":[76],"(verification":[77],"expert":[78],"tool)":[80],"implemented":[81],"PROLOG.":[83],"Some":[84],"experiments":[85],"and":[86],"results":[87],"concerning":[88],"communication":[89],"within":[90],"AMBA-bus":[91],"based":[92],"platform":[93],"considered.":[95]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}