{"id":"https://openalex.org/W3035532779","doi":"https://doi.org/10.1109/fccm48280.2020.00061","title":"Tiny On-Chip Memory Realization of Weight Sparseness Split-CNNs on Low-end FPGAs","display_name":"Tiny On-Chip Memory Realization of Weight Sparseness Split-CNNs on Low-end FPGAs","publication_year":2020,"publication_date":"2020-05-01","ids":{"openalex":"https://openalex.org/W3035532779","doi":"https://doi.org/10.1109/fccm48280.2020.00061","mag":"3035532779"},"language":"en","primary_location":{"id":"doi:10.1109/fccm48280.2020.00061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm48280.2020.00061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016922897","display_name":"Akira Jinguji","orcid":"https://orcid.org/0000-0001-5691-3472"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Akira Jinguji","raw_affiliation_strings":["Tokyo Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101424734","display_name":"Shimpei Sato","orcid":"https://orcid.org/0000-0003-0292-1391"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shimpei Sato","raw_affiliation_strings":["Tokyo Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070734898","display_name":"Hiroki Nakahara","orcid":"https://orcid.org/0000-0002-5701-7466"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Nakahara","raw_affiliation_strings":["Tokyo Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016922897"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0977,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.37962963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8136329650878906},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7158446907997131},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.5880863666534424},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5494418144226074},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.533829391002655},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5257880687713623},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5230334997177124},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5014524459838867},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4952186644077301},{"id":"https://openalex.org/keywords/high-memory","display_name":"High memory","score":0.4924391210079193},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48247912526130676},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48090505599975586},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4759490191936493},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.46733129024505615},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4541369080543518},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43543142080307007},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4282380938529968},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3958738446235657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35681450366973877},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.062051236629486084}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8136329650878906},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7158446907997131},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.5880863666534424},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5494418144226074},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.533829391002655},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5257880687713623},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5230334997177124},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5014524459838867},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4952186644077301},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.4924391210079193},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48247912526130676},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48090505599975586},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4759490191936493},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.46733129024505615},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4541369080543518},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43543142080307007},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4282380938529968},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3958738446235657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35681450366973877},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.062051236629486084},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fccm48280.2020.00061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm48280.2020.00061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2621405616","https://openalex.org/W2931633209","https://openalex.org/W6738964779"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W1979982061","https://openalex.org/W4243618206","https://openalex.org/W2138825797","https://openalex.org/W3170849636","https://openalex.org/W2062140197","https://openalex.org/W2526409495","https://openalex.org/W1976484404","https://openalex.org/W3035532779","https://openalex.org/W1978318796"],"abstract_inverted_index":{"Considering":[0],"implementation":[1],"in":[2,29,56,64,109],"a":[3,30,87,104],"low-end":[4,31,65],"FPGA":[5,32,58],"with":[6,23],"more":[7],"restrictions":[8],"on":[9,47],"on-chip":[10,27,54],"memory":[11,15,28,49,55,72,80,129],"resources":[12],"and":[13,82,99],"external":[14,24,48,79],"bandwidth,":[16],"existing":[17],"methods":[18],"are":[19],"Limited":[20],"by":[21,69,123],"communication":[22],"memory.":[25],"The":[26],"is":[33,43,59,67,121,133],"small,":[34],"hence":[35],"cannot":[36],"store":[37],"an":[38,53,57,92],"entire":[39],"feature":[40],"map.":[41],"It":[42],"imperative":[44],"to":[45,115],"rely":[46],"for":[50,131],"buffering.":[51],"Although":[52],"fast,":[60],"implementing":[61],"sparse":[62],"CNN":[63,105],"FPGAs":[66],"hindered":[68],"their":[70],"limited":[71],"size.":[73],"To":[74],"address":[75],"the":[76,113,124,126],"limitations":[77],"of":[78,128],"bandwidth":[81],"its":[83],"size,":[84],"we":[85],"employ":[86],"split-CNN":[88],"[1]":[89],"that":[90],"splits":[91],"input":[93],"image":[94],"into":[95],"small":[96],"spatial":[97],"patches":[98],"tests":[100],"each":[101],"patch":[102],"using":[103],"model":[106],"as":[107],"shown":[108],"Fig.":[110],"1.":[111],"Since":[112],"feature-map":[114],"be":[116],"processed":[117],"at":[118],"one":[119],"time":[120],"reduced":[122],"splitting,":[125],"amount":[127],"required":[130],"buffering":[132],"reduced.":[134]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}