{"id":"https://openalex.org/W2422716851","doi":"https://doi.org/10.1109/ewme.2016.7496470","title":"MIPSfpga: Hands-on learning on a commercial soft-core","display_name":"MIPSfpga: Hands-on learning on a commercial soft-core","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2422716851","doi":"https://doi.org/10.1109/ewme.2016.7496470","mag":"2422716851"},"language":"en","primary_location":{"id":"doi:10.1109/ewme.2016.7496470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewme.2016.7496470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th European Workshop on Microelectronics Education (EWME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065027413","display_name":"Sarah Harris","orcid":"https://orcid.org/0000-0002-2807-9529"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarah L. Harris","raw_affiliation_strings":["Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, U.S.A","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029954423","display_name":"Robert Owen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133271","display_name":"Imagination Technologies (United Kingdom)","ror":"https://ror.org/03rf62a76","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210133271"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Robert Owen","raw_affiliation_strings":["Imagination Technologies Ltd., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imagination Technologies Ltd., London, UK","institution_ids":["https://openalex.org/I4210133271"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061512373","display_name":"Enrique Sedano","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133271","display_name":"Imagination Technologies (United Kingdom)","ror":"https://ror.org/03rf62a76","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210133271"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Enrique Sedano","raw_affiliation_strings":["Imagination Technologies Ltd., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imagination Technologies Ltd., London, UK","institution_ids":["https://openalex.org/I4210133271"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008131701","display_name":"Daniel Chaver","orcid":"https://orcid.org/0000-0002-1815-6412"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Daniel Chaver Martinez","raw_affiliation_strings":["Department of Computer Architecture, University Complutense of Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, University Complutense of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6375,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.87011236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8413333892822266},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7791521549224854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7502446174621582},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6000306606292725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.582289457321167},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5559553503990173},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5407888889312744},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5359051823616028},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49182605743408203},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48913195729255676},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47420409321784973},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4573793113231659},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4543735682964325},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44272780418395996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2832368314266205},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26038065552711487},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14713498950004578},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0851544737815857}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8413333892822266},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7791521549224854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7502446174621582},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6000306606292725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.582289457321167},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5559553503990173},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5407888889312744},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5359051823616028},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49182605743408203},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48913195729255676},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47420409321784973},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4573793113231659},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4543735682964325},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44272780418395996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2832368314266205},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26038065552711487},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14713498950004578},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0851544737815857},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewme.2016.7496470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewme.2016.7496470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th European Workshop on Microelectronics Education (EWME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1669302834","https://openalex.org/W6637216817"],"related_works":["https://openalex.org/W2276000909","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2085872434","https://openalex.org/W2562747857","https://openalex.org/W4308095153","https://openalex.org/W2026084820","https://openalex.org/W2940837694","https://openalex.org/W1547865754"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"a":[5,72,104],"course":[6,25],"centered":[7],"around":[8],"MIPSfpga,":[9],"an":[10],"unobfuscated":[11],"commercial":[12],"MIPS":[13,43,68],"soft-core":[14,69],"processor":[15,70],"made":[16],"available":[17],"by":[18],"Imagination":[19],"Technologies":[20],"for":[21],"academic":[22],"purposes.":[23],"The":[24],"focuses":[26],"on":[27,33,71,82],"hands-on":[28],"learning":[29],"that":[30],"emphasizes":[31],"System":[32],"Chip":[34],"(SoC)":[35],"design":[36],"and":[37,46,48,51,77,79,87,102],"hardware-software":[38],"codesign.":[39],"Students":[40,90],"first":[41],"study":[42],"computer":[44],"architecture":[45],"microarchitecture":[47],"then":[49,91],"learn":[50],"experiment":[52],"with":[53,98],"the":[54,62,67,83,93],"MIPSfpga":[55,94],"system.":[56],"A":[57],"set":[58],"of":[59],"labs":[60],"guides":[61],"students":[63],"in":[64,85,88],"setting":[65],"up":[66],"field-programmable":[73],"gate":[74],"array":[75],"(FPGA)":[76],"running":[78],"debugging":[80],"programs":[81],"core":[84],"simulation":[86],"hardware.":[89],"modify":[92],"system":[95],"to":[96],"interact":[97],"various":[99],"peripheral":[100],"devices":[101],"complete":[103],"self-directed":[105],"final":[106],"project.":[107]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}