{"id":"https://openalex.org/W2084510002","doi":"https://doi.org/10.1109/ewme.2014.6877392","title":"Teaching mixed-mode full-custom VLSI design with gaf, SpiceOpus and Glade","display_name":"Teaching mixed-mode full-custom VLSI design with gaf, SpiceOpus and Glade","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2084510002","doi":"https://doi.org/10.1109/ewme.2014.6877392","mag":"2084510002"},"language":"en","primary_location":{"id":"doi:10.1109/ewme.2014.6877392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewme.2014.6877392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th European Workshop on Microelectronics Education (EWME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075906455","display_name":"Stepan Sutula","orcid":null},"institutions":[{"id":"https://openalex.org/I4210160312","display_name":"Institut de Microelectr\u00f2nica de Barcelona","ror":"https://ror.org/04pnym676","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934","https://openalex.org/I4210160312"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"S. Sutula","raw_affiliation_strings":["Institut de Microelectr\u00f2nica de Barcelona, IMB-CNM(CSIC)","Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Institut de Microelectr\u00f2nica de Barcelona, IMB-CNM(CSIC)","institution_ids":["https://openalex.org/I4210160312"]},{"raw_affiliation_string":"Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain","institution_ids":["https://openalex.org/I4210160312"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111922204","display_name":"Floran Vila","orcid":null},"institutions":[{"id":"https://openalex.org/I4210160312","display_name":"Institut de Microelectr\u00f2nica de Barcelona","ror":"https://ror.org/04pnym676","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934","https://openalex.org/I4210160312"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Vila","raw_affiliation_strings":["Institut de Microelectr\u00f2nica de Barcelona, IMB-CNM(CSIC)","Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Institut de Microelectr\u00f2nica de Barcelona, IMB-CNM(CSIC)","institution_ids":["https://openalex.org/I4210160312"]},{"raw_affiliation_string":"Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain","institution_ids":["https://openalex.org/I4210160312"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015112893","display_name":"Jofre Pallar\u00e8s","orcid":"https://orcid.org/0000-0002-2265-3999"},"institutions":[{"id":"https://openalex.org/I4210160312","display_name":"Institut de Microelectr\u00f2nica de Barcelona","ror":"https://ror.org/04pnym676","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934","https://openalex.org/I4210160312"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Pallares","raw_affiliation_strings":["Institut de Microelectr\u00f2nica de Barcelona, IMB-CNM(CSIC)","Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Institut de Microelectr\u00f2nica de Barcelona, IMB-CNM(CSIC)","institution_ids":["https://openalex.org/I4210160312"]},{"raw_affiliation_string":"Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain","institution_ids":["https://openalex.org/I4210160312"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072361677","display_name":"K. Sabine","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115819","display_name":"Gidropribor","ror":"https://ror.org/01ftfrf48","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210115819"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"K. Sabine","raw_affiliation_strings":["Peardrop Design Systems Ltd","Peardrop Design Syst. Ltd., Spain"],"affiliations":[{"raw_affiliation_string":"Peardrop Design Systems Ltd","institution_ids":["https://openalex.org/I4210115819"]},{"raw_affiliation_string":"Peardrop Design Syst. Ltd., Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007355640","display_name":"Llu\u00eds Ter\u00e9s","orcid":"https://orcid.org/0000-0002-9263-411X"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]},{"id":"https://openalex.org/I4210160312","display_name":"Institut de Microelectr\u00f2nica de Barcelona","ror":"https://ror.org/04pnym676","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934","https://openalex.org/I4210160312"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"L. Teres","raw_affiliation_strings":["Dept. of Microelectronics and Electronic Systems, Universitat Aut\u00f2noma de Barcelona","Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Microelectronics and Electronic Systems, Universitat Aut\u00f2noma de Barcelona","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain","institution_ids":["https://openalex.org/I4210160312"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056485115","display_name":"Francisco Serra-Graells","orcid":"https://orcid.org/0000-0002-7274-1911"},"institutions":[{"id":"https://openalex.org/I4210160312","display_name":"Institut de Microelectr\u00f2nica de Barcelona","ror":"https://ror.org/04pnym676","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934","https://openalex.org/I4210160312"]},{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Serra-Graells","raw_affiliation_strings":["Dept. of Microelectronics and Electronic Systems, Universitat Aut\u00f2noma de Barcelona","Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Microelectronics and Electronic Systems, Universitat Aut\u00f2noma de Barcelona","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"Inst. de Microelectron. de Barcelona, CNM, Barcelona, Spain","institution_ids":["https://openalex.org/I4210160312"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5075906455"],"corresponding_institution_ids":["https://openalex.org/I4210160312"],"apc_list":null,"apc_paid":null,"fwci":0.3737,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64015135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7709524631500244},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7670125961303711},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7638856172561646},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.703018307685852},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6637308597564697},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5734810829162598},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5524569153785706},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.522949755191803},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.516172468662262},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.46475115418434143},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46273669600486755},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45107290148735046},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43765732645988464},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.43148335814476013},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3955092132091522},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3103587031364441},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28020918369293213},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.279524564743042},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22452104091644287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16696476936340332}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7709524631500244},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7670125961303711},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7638856172561646},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.703018307685852},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6637308597564697},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5734810829162598},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5524569153785706},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.522949755191803},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.516172468662262},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.46475115418434143},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46273669600486755},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45107290148735046},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43765732645988464},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.43148335814476013},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3955092132091522},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3103587031364441},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28020918369293213},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.279524564743042},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22452104091644287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16696476936340332},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewme.2014.6877392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewme.2014.6877392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th European Workshop on Microelectronics Education (EWME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W95401678","https://openalex.org/W629881847","https://openalex.org/W1536945048","https://openalex.org/W2140823559","https://openalex.org/W2166948256","https://openalex.org/W2493943245"],"related_works":["https://openalex.org/W2051886008","https://openalex.org/W2743305891","https://openalex.org/W2885948601","https://openalex.org/W2000205915","https://openalex.org/W4321510758","https://openalex.org/W3205162826","https://openalex.org/W2165817382","https://openalex.org/W2110634429","https://openalex.org/W2110346573","https://openalex.org/W4389672975"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,71,78],"complete":[4],"and":[5,21,42,48,62,105,116],"free-ware":[6],"EDA":[7,19,100],"framework":[8],"for":[9,74,113],"teaching":[10],"mixed-mode":[11],"full-custom":[12],"VLSI":[13,66],"design.":[14],"The":[15],"presented":[16,99],"set":[17],"of":[18,88,97],"tools":[20,110],"associated":[22],"physical":[23],"design":[24,34,67],"kit":[25],"allows":[26],"students":[27],"to":[28,84],"gain":[29],"hands-on":[30],"experience":[31],"on":[32,70],"ASIC":[33],"tasks":[35],"covering":[36],"schematic":[37],"entry,":[38],"both":[39,102],"at":[40,103,106],"system":[41,46],"circuit":[43,52],"levels,":[44],"HDL":[45],"simulation":[47,61],"block":[49],"specification,":[50],"automatic":[51],"optimization,":[53],"PCell-based":[54],"layout,":[55],"DRC,":[56],"LVS,":[57],"parasitics":[58],"extraction,":[59],"post-layout":[60],"tape-out.":[63],"A":[64],"practical":[65],"case":[68],"based":[69],"\u0394\u03a3":[72],"modulator":[73],"A/D":[75],"conversion":[76],"in":[77],"simple":[79],"CMOS":[80],"technology":[81],"is":[82],"supplied":[83],"illustrate":[85],"the":[86,89,98],"capabilities":[87],"proposed":[90],"strategy.":[91],"Students":[92],"can":[93],"easily":[94],"make":[95],"use":[96],"environment":[101],"laboratory":[104],"home,":[107],"since":[108],"all":[109],"are":[111],"available":[112],"MS":[114],"Windows":[115],"Linux":[117],"platforms.":[118]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}