{"id":"https://openalex.org/W4407692040","doi":"https://doi.org/10.1109/ewdts63723.2024.10873786","title":"NOVLI-ISA: A Novel Optimized Variable-Length Inclusive Instruction Set Architecture for RV32I/E Architecture","display_name":"NOVLI-ISA: A Novel Optimized Variable-Length Inclusive Instruction Set Architecture for RV32I/E Architecture","publication_year":2024,"publication_date":"2024-11-13","ids":{"openalex":"https://openalex.org/W4407692040","doi":"https://doi.org/10.1109/ewdts63723.2024.10873786"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts63723.2024.10873786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts63723.2024.10873786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116309274","display_name":"Amer Dyab","orcid":null},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Amer Dyab","raw_affiliation_strings":["Ozyegin University,Electrical and Electronics Engineering Dept,Istanbul,Türkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ozyegin University,Electrical and Electronics Engineering Dept,Istanbul,Türkiye","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029193455","display_name":"H. Fatih U\u011furda\u011f","orcid":"https://orcid.org/0000-0002-6256-0850"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"H. Fatih Ugurdag","raw_affiliation_strings":["Ozyegin University,Electrical and Electronics Engineering Dept,Istanbul,Türkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ozyegin University,Electrical and Electronics Engineering Dept,Istanbul,Türkiye","institution_ids":["https://openalex.org/I44925452"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I44925452"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31219737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"06"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9631999731063843,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7683697938919067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6746549010276794},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6491312980651855},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.5312689542770386},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5150537490844727},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47476887702941895},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3735162317752838},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20781806111335754},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13352671265602112},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.047009021043777466}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7683697938919067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6746549010276794},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6491312980651855},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.5312689542770386},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5150537490844727},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47476887702941895},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3735162317752838},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20781806111335754},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13352671265602112},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.047009021043777466},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts63723.2024.10873786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts63723.2024.10873786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:eresearch.ozyegin.edu.tr:10679/11063","is_oa":false,"landing_page_url":"https://hdl.handle.net/10679/11063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2060108852","https://openalex.org/W2091671815","https://openalex.org/W2151918696","https://openalex.org/W3128704452","https://openalex.org/W4235566274","https://openalex.org/W4242288781","https://openalex.org/W4253898506","https://openalex.org/W4308083742","https://openalex.org/W4397014252","https://openalex.org/W6687070517","https://openalex.org/W6783930527","https://openalex.org/W6794957168"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W2038503502","https://openalex.org/W2550108858","https://openalex.org/W1781968824","https://openalex.org/W4247993032","https://openalex.org/W2117274229","https://openalex.org/W2125503095","https://openalex.org/W1963867998","https://openalex.org/W3002622661","https://openalex.org/W2058198174"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,51,65],"Novel,":[4],"Optimized":[5],"Variable-Length":[6],"Inclusive":[7],"ISA":[8,34,47],"for":[9,71,82],"RV32I/E":[10],"architectures,":[11],"namely,":[12],"NOVLI-ISA.":[13],"The":[14,32,45],"main":[15],"objective":[16],"of":[17,78],"this":[18],"work":[19],"is":[20,48],"to":[21,61],"reduce":[22],"the":[23,29,56],"code":[24,73],"size":[25],"and,":[26],"if":[27],"possible,":[28],"power":[30],"consumption.":[31],"proposed":[33,46],"introduces":[35],"new":[36],"general":[37],"and":[38,75],"tailored":[39],"functions":[40],"within":[41],"its":[42,63],"flexible":[43],"structure.":[44],"demonstrated":[49],"using":[50],"sample":[52],"RV32I":[53],"CPU":[54],"with":[55],"necessary":[57],"hardware":[58],"modifications.":[59],"Furthermore,":[60],"evaluate":[62],"feasibility,":[64],"dedicated":[66],"batch":[67],"optimizer":[68],"was":[69],"implemented":[70],"machine":[72],"compression":[74],"quantitative":[76],"analysis":[77],"typical":[79],"storage":[80],"reduction":[81],"different":[83],"programs.":[84]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}