{"id":"https://openalex.org/W4407692940","doi":"https://doi.org/10.1109/ewdts63723.2024.10873740","title":"A Fast RTL-Based Test Generation Framework","display_name":"A Fast RTL-Based Test Generation Framework","publication_year":2024,"publication_date":"2024-11-13","ids":{"openalex":"https://openalex.org/W4407692940","doi":"https://doi.org/10.1109/ewdts63723.2024.10873740"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts63723.2024.10873740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts63723.2024.10873740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028133110","display_name":"Khaled Salah","orcid":"https://orcid.org/0000-0002-2310-2558"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Khaled Salah","raw_affiliation_strings":["Siemens,Fremont,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens,Fremont,USA","institution_ids":["https://openalex.org/I4210137693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5028133110"],"corresponding_institution_ids":["https://openalex.org/I4210137693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3285516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6990720629692078},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5170758366584778},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4936314821243286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35575568675994873},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3553680181503296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3355485796928406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09271904826164246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6990720629692078},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5170758366584778},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4936314821243286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35575568675994873},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3553680181503296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3355485796928406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09271904826164246},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts63723.2024.10873740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts63723.2024.10873740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2012262513","https://openalex.org/W3092380077","https://openalex.org/W3101833147"],"related_works":["https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2131559056","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W2009690023","https://openalex.org/W2767970036","https://openalex.org/W3174838144","https://openalex.org/W2156691306"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"opportunities":[3],"and":[4,9,34,50,58,74],"challenges":[5],"for":[6,13,24,88],"the":[7,25,59,90],"new":[8],"promising":[10],"Metadata":[11],"standard":[12,23,40,66],"IP":[14,62,70],"integration":[15],"(IPXACT)":[16],"are":[17,36],"discussed.":[18],"IPXACT":[19],"is":[20,46],"an":[21],"IEEE":[22],"description":[26],"of":[27,61],"electronic":[28,55,75],"intellectual":[29],"property":[30],"(IP),":[31],"where":[32],"components":[33],"designs":[35,57],"written":[37],"in":[38,64],"a":[39,65,81,85,102],"data":[41],"exchange":[42],"format":[43],"(XML),":[44],"which":[45,95],"both":[47],"human":[48],"readable":[49],"machine":[51],"processable.":[52],"It":[53],"describes":[54],"system":[56],"interconnection":[60],"interfaces":[63],"specification":[67,87],"to":[68,100],"provide":[69],"suppliers,":[71],"design":[72],"integrators":[73],"Design":[76],"Automation":[77],"(EDA)":[78],"vendors,":[79],"with":[80],"common":[82],"representation.":[83],"Thus,":[84],"unique":[86],"all":[89],"information":[91],"can":[92,96],"be":[93,97],"obtained":[94],"then":[98],"used":[99],"have":[101],"fully":[103],"automated":[104],"flow.":[105]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}