{"id":"https://openalex.org/W4407692987","doi":"https://doi.org/10.1109/ewdts63723.2024.10873686","title":"Physical-Design Aware Scan Cell Reordering for Low Power Testing","display_name":"Physical-Design Aware Scan Cell Reordering for Low Power Testing","publication_year":2024,"publication_date":"2024-11-13","ids":{"openalex":"https://openalex.org/W4407692987","doi":"https://doi.org/10.1109/ewdts63723.2024.10873686"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts63723.2024.10873686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts63723.2024.10873686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116309546","display_name":"Rohit Badjatya","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rohit Badjatya","raw_affiliation_strings":["Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004737646","display_name":"Vinay Vinay","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay","raw_affiliation_strings":["Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039038431","display_name":"Rahul Kumar","orcid":"https://orcid.org/0000-0003-3212-561X"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul Kumar","raw_affiliation_strings":["Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I4210109292","display_name":"Indian Institute of Technology Tirupati","ror":"https://ror.org/01xtkxh20","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan T Tudu","raw_affiliation_strings":["Indian Institute of Technology Tirupati, India,Dept. of Computer Science Engineering,Tirupati,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Tirupati, India,Dept. of Computer Science Engineering,Tirupati,India","institution_ids":["https://openalex.org/I4210109292"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo,Dept. of Electrical Engineering,Tokyo,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo,Dept. of Electrical Engineering,Tokyo,Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay,Dept. of Electrical Engineering,Mumbai,India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8542,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.87119063,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9717000126838684,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6190215349197388},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.47410517930984497},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44843924045562744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2792041301727295},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.13923171162605286}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6190215349197388},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.47410517930984497},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44843924045562744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2792041301727295},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.13923171162605286},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts63723.2024.10873686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts63723.2024.10873686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1511008725","https://openalex.org/W1528223898","https://openalex.org/W1557977552","https://openalex.org/W1594216069","https://openalex.org/W1820769975","https://openalex.org/W1942759344","https://openalex.org/W2106303764","https://openalex.org/W2151265211","https://openalex.org/W2154950819","https://openalex.org/W2296084212","https://openalex.org/W2748946592","https://openalex.org/W2782519681","https://openalex.org/W2787181795","https://openalex.org/W2967892922","https://openalex.org/W2980577091","https://openalex.org/W3037906668","https://openalex.org/W3199871562","https://openalex.org/W4246151036","https://openalex.org/W4312726176","https://openalex.org/W6684713408"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Scan":[0],"chain":[1],"architecture":[2,24],"is":[3,88],"widely":[4],"employed":[5],"in":[6,40,44],"modern":[7],"VLSI":[8],"design":[9],"for":[10,90],"test":[11,37],"applications.":[12],"However,":[13],"it":[14],"often":[15],"leads":[16],"to":[17,31,67,108],"high":[18],"power":[19,43,49,71,103],"consumption":[20,50],"during":[21,36],"testing.":[22],"The":[23],"experiences":[25],"elevated":[26],"simultaneous":[27],"switching":[28],"activity":[29],"due":[30],"non-functional":[32],"input":[33],"patterns":[34],"applied":[35],"time,":[38],"resulting":[39],"significant":[41],"peak":[42,70,102],"the":[45,58,78,85,91,109,112],"circuits.":[46],"This":[47,61],"increased":[48],"can":[51],"cause":[52],"IR":[53],"drop":[54],"issues,":[55],"negatively":[56],"impacting":[57],"chip's":[59],"yield.":[60],"paper":[62],"proposes":[63],"an":[64],"innovative":[65],"approach":[66,87],"reduce":[68],"both":[69],"and":[72,93,97,104],"routing":[73,105],"length":[74,106],"by":[75],"effectively":[76],"reordering":[77],"scan":[79],"chains.":[80],"Experimental":[81],"results":[82],"show":[83],"that":[84],"proposed":[86],"effective":[89],"ISCAS'89":[92],"ITC'99":[94],"benchmark":[95],"circuits":[96],"this":[98],"method":[99],"achieves":[100],"lower":[101],"compared":[107],"state":[110],"of":[111],"art.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}