{"id":"https://openalex.org/W4388214520","doi":"https://doi.org/10.1109/ewdts59469.2023.10297116","title":"Functional Verification of Multiport SRAM Memories Based on UVM","display_name":"Functional Verification of Multiport SRAM Memories Based on UVM","publication_year":2023,"publication_date":"2023-09-22","ids":{"openalex":"https://openalex.org/W4388214520","doi":"https://doi.org/10.1109/ewdts59469.2023.10297116"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts59469.2023.10297116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts59469.2023.10297116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019650290","display_name":"O.H. Petrosyan","orcid":"https://orcid.org/0000-0001-5164-8550"},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Oleg Petrosyan","raw_affiliation_strings":["National Polytechnic University of Armenia,Yerevan,Armenia","National Polytechnic University of Armenia, Yerevan, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Polytechnic University of Armenia,Yerevan,Armenia","institution_ids":["https://openalex.org/I191043459"]},{"raw_affiliation_string":"National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059620700","display_name":"Arman Manukyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Arman Manukyan","raw_affiliation_strings":["National Polytechnic University of Armenia,Yerevan,Armenia","National Polytechnic University of Armenia, Yerevan, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Polytechnic University of Armenia,Yerevan,Armenia","institution_ids":["https://openalex.org/I191043459"]},{"raw_affiliation_string":"National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I191043459"],"apc_list":null,"apc_paid":null,"fwci":1.0439,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81359223,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9739999771118164,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9739999771118164,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9233999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9176999926567078,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854017019271851},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6919965744018555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6251245737075806},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6249924898147583},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6211435198783875},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5696850419044495},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5491575598716736},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4355786442756653},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4211486577987671},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.41577309370040894},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3777811825275421},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32402026653289795},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13730955123901367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11273330450057983},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1116599440574646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854017019271851},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6919965744018555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6251245737075806},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6249924898147583},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6211435198783875},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5696850419044495},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5491575598716736},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4355786442756653},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4211486577987671},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.41577309370040894},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3777811825275421},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32402026653289795},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13730955123901367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11273330450057983},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1116599440574646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts59469.2023.10297116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts59469.2023.10297116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1582385421","https://openalex.org/W1968197955","https://openalex.org/W2258525796","https://openalex.org/W2535974818","https://openalex.org/W2562185799","https://openalex.org/W2798590839","https://openalex.org/W2902709211","https://openalex.org/W2921894752","https://openalex.org/W2996510190","https://openalex.org/W3202711792","https://openalex.org/W3208979388","https://openalex.org/W4206424009","https://openalex.org/W4252251132","https://openalex.org/W6728722040","https://openalex.org/W6730376173"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2153955347","https://openalex.org/W2118572231","https://openalex.org/W3036403349","https://openalex.org/W2106507440","https://openalex.org/W1928822090","https://openalex.org/W1563456403","https://openalex.org/W2535719568","https://openalex.org/W2105593427","https://openalex.org/W3023586562"],"abstract_inverted_index":{"With":[0],"the":[1,8,15,34,58],"increasing":[2],"complexity":[3],"of":[4,17,33,63],"electronic":[5,18],"systems":[6],"and":[7,13,69],"demand":[9],"for":[10],"higher":[11],"reliability":[12],"performance,":[14],"importance":[16],"verification":[19,28,36,49,60,67],"has":[20],"only":[21],"grown":[22],"in":[23,38],"recent":[24],"years.":[25],"Especially":[26],"Memory":[27],"is":[29],"a":[30,45],"critical":[31],"aspect":[32],"overall":[35],"process":[37],"digital":[39],"hardware":[40],"design.":[41],"This":[42],"article":[43],"proposes":[44],"multiport":[46],"SRAM":[47],"memories":[48],"method,":[50],"based":[51],"on":[52],"UVM":[53,80],"standardized":[54],"methodology,":[55],"which":[56],"meets":[57],"chip":[59],"requirements.":[61],"Use":[62],"this":[64],"method":[65],"reduces":[66],"time":[68],"provides":[70],"high":[71],"functional":[72],"coverage":[73],"due":[74],"to":[75,83],"test":[76],"environment":[77],"with":[78],"independent":[79],"agents":[81],"connected":[82],"each":[84],"memory":[85],"port":[86],"ID.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}