{"id":"https://openalex.org/W3209903400","doi":"https://doi.org/10.1109/ewdts52692.2021.9581009","title":"Power Supply Ramp-up And Ramp-down Detector For Dynamic Memory Refresh Using 16nm Technological Process","display_name":"Power Supply Ramp-up And Ramp-down Detector For Dynamic Memory Refresh Using 16nm Technological Process","publication_year":2021,"publication_date":"2021-09-10","ids":{"openalex":"https://openalex.org/W3209903400","doi":"https://doi.org/10.1109/ewdts52692.2021.9581009","mag":"3209903400"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts52692.2021.9581009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9581009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024387360","display_name":"Vazgen Gevorgyan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vazgen Gevorgyan","raw_affiliation_strings":["A&MS Circuit Design Engineer Synopsys Armenia CJSC, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"A&MS Circuit Design Engineer Synopsys Armenia CJSC, Yerevan, Armenia","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068217509","display_name":"N.K. Grigoryan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nune Grigoryan","raw_affiliation_strings":["A&MS Circuit Design Engineer Synopsys Armenia CJSC, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"A&MS Circuit Design Engineer Synopsys Armenia CJSC, Yerevan, Armenia","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069094137","display_name":"Shavarsh Melikyan","orcid":"https://orcid.org/0009-0002-2331-0637"},"institutions":[{"id":"https://openalex.org/I258800397","display_name":"New York University Shanghai","ror":"https://ror.org/02vpsdb40","country_code":"CN","type":"education","lineage":["https://openalex.org/I258800397","https://openalex.org/I57206974"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shavarsh Melikyan","raw_affiliation_strings":["New York University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"New York University, Shanghai, China","institution_ids":["https://openalex.org/I258800397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031663057","display_name":"Davit Musayelyan","orcid":null},"institutions":[{"id":"https://openalex.org/I40347166","display_name":"University of Chicago","ror":"https://ror.org/024mw5h28","country_code":"US","type":"education","lineage":["https://openalex.org/I40347166"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Davit Musayelyan","raw_affiliation_strings":["The University of Chicago, Chicago, USA"],"affiliations":[{"raw_affiliation_string":"The University of Chicago, Chicago, USA","institution_ids":["https://openalex.org/I40347166"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024387360"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12799787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.625399649143219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5646986961364746},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5302801728248596},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4943511486053467},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4776410162448883},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46898871660232544},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4621714949607849},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4291263222694397},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.42798706889152527},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4213855564594269},{"id":"https://openalex.org/keywords/guard","display_name":"Guard (computer science)","score":0.4196869730949402},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3481692671775818},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.307114839553833},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2863723039627075},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.2724606692790985},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2665429413318634},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08406239748001099}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.625399649143219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5646986961364746},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5302801728248596},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4943511486053467},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4776410162448883},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46898871660232544},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4621714949607849},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4291263222694397},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.42798706889152527},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4213855564594269},{"id":"https://openalex.org/C141141315","wikidata":"https://www.wikidata.org/wiki/Q2379942","display_name":"Guard (computer science)","level":2,"score":0.4196869730949402},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3481692671775818},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.307114839553833},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2863723039627075},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.2724606692790985},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2665429413318634},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08406239748001099},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts52692.2021.9581009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9581009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1566907904","https://openalex.org/W1566916904","https://openalex.org/W1597620877","https://openalex.org/W2113995422","https://openalex.org/W2298071050","https://openalex.org/W3203011645","https://openalex.org/W4231501498"],"related_works":["https://openalex.org/W2533759086","https://openalex.org/W2811251486","https://openalex.org/W2246813539","https://openalex.org/W2067224723","https://openalex.org/W4239401071","https://openalex.org/W2094215088","https://openalex.org/W4255973033","https://openalex.org/W1989947234","https://openalex.org/W2025876240","https://openalex.org/W4239542592"],"abstract_inverted_index":{"A":[0],"latch-based":[1],"power":[2,31,46,51,67,94],"supply":[3,68,121],"ramp-up":[4],"and":[5,33,91,114,179],"ramp-down":[6],"detector":[7],"circuit":[8,41,81,99,141],"is":[9,42,54,69,102,129,142,188],"proposed":[10,98,140],"for":[11,22,30,60,157],"dynamic":[12,76],"memory":[13,77],"refresh":[14,24,78],"signal":[15,79,119],"generation,":[16],"which":[17],"ensures":[18],"a":[19,84,100,111],"known":[20,58],"behavior":[21,59],"the":[23,39,61,65,97,126,139,186],"signal.":[25],"In":[26,96],"modern":[27],"integrated":[28,40],"circuits,":[29],"consumption":[32],"particularly":[34],"its":[35],"static":[36],"component":[37],"optimization,":[38],"divided":[43],"into":[44],"different":[45,158],"domains,":[47],"with":[48],"their":[49],"specific":[50],"supplies.":[52],"It":[53],"crucial":[55],"to":[56,109,124,132,169],"ensure":[57],"critical":[62],"nets":[63],"when":[64],"domain":[66],"turning":[70],"on":[71,93,117],"or":[72],"off.":[73],"The":[74,135],"typical":[75],"generation":[80],"cannot":[82],"provide":[83],"stable":[85],"output":[86,118],"in":[87],"case":[88],"of":[89,138,160,185],"variations":[90],"noises":[92],"supply.":[95],"latch":[101],"embedded,":[103],"as":[104,106],"well":[105],"passive":[107],"elements,":[108],"create":[110],"sensitivity":[112],"range":[113],"avoid":[115],"changes":[116],"during":[120],"variations.":[122],"Due":[123],"that":[125],"noise":[127],"immunity":[128],"reaching":[130],"up":[131],"400":[133],"mV.":[134],"physical":[136],"design":[137],"constructed":[143],"using":[144,194],"16nm":[145],"FinFET":[146],"technological":[147],"process.":[148],"Layout":[149],"best":[150],"practices":[151],"are":[152,192],"used,":[153],"including":[154],"separate":[155],"regions":[156],"type":[159],"devices,":[161],"guard":[162],"rings,":[163],"power/ground":[164],"mesh,":[165],"wide":[166],"metal":[167],"connections":[168],"prevent":[170],"latch-up,":[171],"have":[172],"low":[173],"IR":[174],"drop,":[175],"better":[176,180],"electromigration":[177],"performance":[178],"area":[181,184],"handling.":[182],"Total":[183],"layout":[187],"425.99":[189],"\u03bcm2.":[190],"Simulations":[191],"done":[193],"HSPICE":[195],"simulator.":[196]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}