{"id":"https://openalex.org/W3209737325","doi":"https://doi.org/10.1109/ewdts52692.2021.9581005","title":"Design Validation of Recurrent Signal Processor FPGA prototype","display_name":"Design Validation of Recurrent Signal Processor FPGA prototype","publication_year":2021,"publication_date":"2021-09-10","ids":{"openalex":"https://openalex.org/W3209737325","doi":"https://doi.org/10.1109/ewdts52692.2021.9581005","mag":"3209737325"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts52692.2021.9581005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9581005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112750015","display_name":"Yury Stepchenkov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Yury Stepchenkov","raw_affiliation_strings":["Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069562497","display_name":"Dmitry Khilko","orcid":"https://orcid.org/0000-0001-6695-2002"},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Dmitry Khilko","raw_affiliation_strings":["Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071131348","display_name":"Yury Shikunov","orcid":"https://orcid.org/0000-0002-7118-1043"},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Yury Shikunov","raw_affiliation_strings":["Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089455569","display_name":"Georgy Orlov","orcid":"https://orcid.org/0000-0002-3625-7794"},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Georgy Orlov","raw_affiliation_strings":["Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \u201cComputer Science and Control\u201d of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Institute of Informatics Problems Federal Research Center, \"Computer Science and Control\" of the Russian Academy of Sciences, Moscow, Russia","institution_ids":["https://openalex.org/I4210092286"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112750015"],"corresponding_institution_ids":["https://openalex.org/I4210092286"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16724519,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9329000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8259031772613525},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8212114572525024},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7181021571159363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5608394742012024},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5378938913345337},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5093551874160767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5080702304840088},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48705366253852844},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.47195735573768616},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44504404067993164},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4247708320617676},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.41617852449417114},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33839818835258484},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14694344997406006},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12114423513412476},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09655949473381042},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08738189935684204}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8259031772613525},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8212114572525024},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7181021571159363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5608394742012024},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5378938913345337},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5093551874160767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5080702304840088},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48705366253852844},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.47195735573768616},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44504404067993164},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4247708320617676},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.41617852449417114},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33839818835258484},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14694344997406006},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12114423513412476},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09655949473381042},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08738189935684204}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts52692.2021.9581005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9581005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324099","display_name":"Russian Science Foundation","ror":"https://ror.org/03y2gwe85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W221670187","https://openalex.org/W1576418322","https://openalex.org/W1797377815","https://openalex.org/W2161825580","https://openalex.org/W2485292563","https://openalex.org/W2921677525","https://openalex.org/W3043800906"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W4239668215","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W1967938402","https://openalex.org/W2532375706","https://openalex.org/W2379636925"],"abstract_inverted_index":{"This":[0,81],"paper":[1],"describes":[2],"the":[3,7,17,38,42,61,88,91,103],"final":[4],"stage":[5],"of":[6,11,19,24,49,56,90,97,105],"FPGA":[8],"prototype":[9,43],"development":[10,18,39],"a":[12,22,47,53,76],"recurrent":[13],"signal":[14],"processor.":[15],"During":[16],"this":[20],"prototype,":[21],"set":[23],"tools":[25,64],"was":[26,33],"created,":[27],"based":[28],"on":[29,46],"which":[30],"design":[31,78],"verification":[32],"carried":[34],"out.":[35],"We":[36],"describe":[37],"process":[40,93],"and":[41,65,70,100],"validation":[44,79,92],"methodology":[45],"class":[48],"DSP":[50],"tasks":[51],"using":[52],"demo":[54],"task":[55],"isolated":[57],"word":[58],"recognition.":[59],"Taking":[60],"previously":[62],"developed":[63,75],"methods":[66],"for":[67,94],"verifying":[68],"software":[69],"hardware":[71],"models,":[72],"we":[73],"have":[74],"specialized":[77],"tool.":[80],"solution":[82],"made":[83],"it":[84],"possible":[85],"to":[86,101],"ensure":[87],"uniformity":[89],"various":[95],"types":[96],"architecture":[98],"implementation":[99],"establish":[102],"correctness":[104],"their":[106],"operation.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}