{"id":"https://openalex.org/W3208979388","doi":"https://doi.org/10.1109/ewdts52692.2021.9580997","title":"UVM Verification IP for AXI","display_name":"UVM Verification IP for AXI","publication_year":2021,"publication_date":"2021-09-10","ids":{"openalex":"https://openalex.org/W3208979388","doi":"https://doi.org/10.1109/ewdts52692.2021.9580997","mag":"3208979388"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts52692.2021.9580997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9580997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":true,"raw_author_name":"Vazgen Melikyan","raw_affiliation_strings":["Synopsys Armenia Educational Department, Chair of Microelectronic Circuits and Systems, National Polytechnic University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department, Chair of Microelectronic Circuits and Systems, National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112698731","display_name":"Stepan Harutyunyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Stepan Harutyunyan","raw_affiliation_strings":["Synopsys Armenia Educational Department, Chair of Microelectronic Circuits and Systems, National Polytechnic University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department, Chair of Microelectronic Circuits and Systems, National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079952489","display_name":"Artak Kirakosyan","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Artak Kirakosyan","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada","institution_ids":["https://openalex.org/I153718931"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036349778","display_name":"Taron Kaplanyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Taron Kaplanyan","raw_affiliation_strings":["Synopsys Armenia Educational Department, Chair of Microelectronic Circuits and Systems, National Polytechnic University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department, Chair of Microelectronic Circuits and Systems, National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111904968"],"corresponding_institution_ids":["https://openalex.org/I191043459"],"apc_list":null,"apc_paid":null,"fwci":4.6057,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.95550647,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8183982372283936},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7807583212852478},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7464706897735596},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.7012035846710205},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.5469302535057068},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5466837882995605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5283578038215637},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5185640454292297},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.5035662055015564},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.49863171577453613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4865387976169586},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.47924116253852844},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.44955286383628845},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.43086445331573486},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2472383975982666},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16559505462646484},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15629911422729492},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13113558292388916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8183982372283936},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7807583212852478},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7464706897735596},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.7012035846710205},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.5469302535057068},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5466837882995605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5283578038215637},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5185640454292297},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5035662055015564},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.49863171577453613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4865387976169586},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.47924116253852844},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.44955286383628845},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.43086445331573486},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2472383975982666},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16559505462646484},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15629911422729492},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13113558292388916},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts52692.2021.9580997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9580997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1490819086","https://openalex.org/W1494672070","https://openalex.org/W2129481193","https://openalex.org/W2258525796","https://openalex.org/W2771007995","https://openalex.org/W2899682454","https://openalex.org/W2902709211","https://openalex.org/W4247725735","https://openalex.org/W6629281942"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W3120172095","https://openalex.org/W2035244079","https://openalex.org/W3036403349","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W2929969821","https://openalex.org/W2350806125","https://openalex.org/W3155012083"],"abstract_inverted_index":{"Over":[0],"time,":[1],"the":[2,21,26,97,116,119,141],"complexity":[3],"of":[4,15,25,59,71,118],"ICs":[5],"design":[6],"increasing":[7],"which":[8,110],"making":[9],"these":[10],"designs":[11],"more":[12,46],"error-prone.":[13],"Verification":[14,61],"Integrated":[16],"Circuits":[17],"using":[18,126,137,145],"Verilog":[19,29,139],"lacks":[20],"flexibility":[22],"and":[23,35,78,129,140],"reusability":[24],"environment.":[27],"System":[28,138],"UVM":[30],"methodology":[31],"gives":[32],"building":[33],"blocks":[34],"OOP":[36],"concepts":[37],"to":[38,43,82,94,114],"work":[39],"with.":[40],"That":[41],"allows":[42],"create":[44],"much":[45],"flexible":[47],"test":[48,83,131],"environment":[49,73],"with":[50],"reusable":[51],"components.":[52],"This":[53,66],"paper":[54,67],"presents":[55,68],"a":[56],"verification":[57,72,98],"architecture":[58,70],"configurable":[60],"IP":[62],"for":[63,74],"AXI":[64,76,85],"interface.":[65],"an":[69],"AMBA":[75],"interface":[77],"can":[79],"be":[80],"used":[81,113],"any":[84],"device.":[86],"A":[87],"functional":[88],"coverage":[89,109,122],"model":[90],"has":[91,123],"been":[92,124],"developed":[93],"determine":[95],"if":[96],"process":[99],"covers":[100],"all":[101],"possible":[102],"scenarios":[103],"or":[104],"not.":[105],"Each":[106],"testcase":[107],"reports":[108],"is":[111,135,143],"later":[112],"analyze":[115],"effectiveness":[117],"testcase.":[120],"Full":[121],"achieved":[125],"both":[127],"random":[128],"directed":[130],"cases.":[132],"The":[133],"coding":[134],"done":[136,144],"simulation":[142],"VCS.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}