{"id":"https://openalex.org/W3209928449","doi":"https://doi.org/10.1109/ewdts52692.2021.9580989","title":"Using Architecture Simulation Tool for Memory Subsystem Evaluation in Multi-core Systems","display_name":"Using Architecture Simulation Tool for Memory Subsystem Evaluation in Multi-core Systems","publication_year":2021,"publication_date":"2021-09-10","ids":{"openalex":"https://openalex.org/W3209928449","doi":"https://doi.org/10.1109/ewdts52692.2021.9580989","mag":"3209928449"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts52692.2021.9580989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9580989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083735891","display_name":"Chibisov Peter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115688","display_name":"Institute for Systems Analysis","ror":"https://ror.org/02kmet255","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210115688"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Chibisov Peter","raw_affiliation_strings":["computing systems development department, SRISA RAS, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"computing systems development department, SRISA RAS, Moscow, Russia","institution_ids":["https://openalex.org/I4210115688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019944499","display_name":"Grevtsev Nikita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115688","display_name":"Institute for Systems Analysis","ror":"https://ror.org/02kmet255","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210115688"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Grevtsev Nikita","raw_affiliation_strings":["computing systems development department, SRISA RAS, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"computing systems development department, SRISA RAS, Moscow, Russia","institution_ids":["https://openalex.org/I4210115688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028152118","display_name":"Kuleshov Aleksey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115688","display_name":"Institute for Systems Analysis","ror":"https://ror.org/02kmet255","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210115688"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Kuleshov Aleksey","raw_affiliation_strings":["computing systems development department, SRISA RAS, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"computing systems development department, SRISA RAS, Moscow, Russia","institution_ids":["https://openalex.org/I4210115688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086199780","display_name":"Zubkovsky Pavel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115688","display_name":"Institute for Systems Analysis","ror":"https://ror.org/02kmet255","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210115688"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Zubkovsky Pavel","raw_affiliation_strings":["computing systems development department, SRISA RAS, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"computing systems development department, SRISA RAS, Moscow, Russia","institution_ids":["https://openalex.org/I4210115688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083735891"],"corresponding_institution_ids":["https://openalex.org/I4210115688"],"apc_list":null,"apc_paid":null,"fwci":0.2303,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50788892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"311","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7653562426567078},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7042272686958313},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6937939524650574},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6058698892593384},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5383822321891785},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.5148636102676392},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5110729932785034},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4812605082988739},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.47243958711624146},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.4580998718738556},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4518227279186249},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4445544183254242},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42032119631767273},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.417446106672287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29224327206611633},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.24642035365104675},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20302817225456238},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17115220427513123},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.150528222322464},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10049045085906982}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7653562426567078},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7042272686958313},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6937939524650574},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6058698892593384},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5383822321891785},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.5148636102676392},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5110729932785034},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4812605082988739},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.47243958711624146},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.4580998718738556},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4518227279186249},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4445544183254242},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42032119631767273},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.417446106672287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29224327206611633},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.24642035365104675},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20302817225456238},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17115220427513123},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.150528222322464},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10049045085906982},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts52692.2021.9580989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts52692.2021.9580989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W177254492","https://openalex.org/W2100741459","https://openalex.org/W2792468622","https://openalex.org/W3004525272","https://openalex.org/W3176031839"],"related_works":["https://openalex.org/W2055341571","https://openalex.org/W4213110977","https://openalex.org/W2141090099","https://openalex.org/W4255183762","https://openalex.org/W2104313582","https://openalex.org/W2122539551","https://openalex.org/W4254188733","https://openalex.org/W392998718","https://openalex.org/W1987805948","https://openalex.org/W2136225780"],"abstract_inverted_index":{"The":[0],"microprocessor":[1],"architecture":[2,72],"simulation":[3],"tools":[4],"play":[5],"a":[6],"fundamental":[7],"role":[8],"in":[9,18,26,34,42,66,74],"assessing":[10],"the":[11,14,28,31,36,48,51,58,61,70,75],"value":[12],"of":[13,21,30,38,50,60,68],"new":[15],"developers\u2019":[16],"ideas":[17],"different":[19],"areas":[20],"microarchitectural":[22],"design":[23,73],"such":[24],"as":[25],"evaluating":[27],"performance":[29],"entire":[32],"system;":[33],"understanding":[35],"behavior":[37],"user":[39],"programs":[40],"and":[41],"identifying":[43],"hardware":[44],"bottlenecks":[45],"that":[46],"limit":[47],"efficiency":[49],"system.":[52],"In":[53],"this":[54],"article,":[55],"we":[56],"study":[57],"application":[59],"Instruction":[62],"Set":[63],"Simulator":[64],"(ISS)":[65],"research":[67],"finding":[69],"optimal":[71],"memory":[76],"subsystem.":[77]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}