{"id":"https://openalex.org/W3093777510","doi":"https://doi.org/10.1109/ewdts50664.2020.9224772","title":"IR Drop Estimation and Optimization on DRAM Memory using Machine Learning Algorithms","display_name":"IR Drop Estimation and Optimization on DRAM Memory using Machine Learning Algorithms","publication_year":2020,"publication_date":"2020-09-01","ids":{"openalex":"https://openalex.org/W3093777510","doi":"https://doi.org/10.1109/ewdts50664.2020.9224772","mag":"3093777510"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts50664.2020.9224772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts50664.2020.9224772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089262888","display_name":"Narek Mamikonyan","orcid":null},"institutions":[{"id":"https://openalex.org/I196551433","display_name":"Yerevan State University","ror":"https://ror.org/00s8vne50","country_code":"AM","type":"education","lineage":["https://openalex.org/I196551433"]}],"countries":["AM"],"is_corresponding":true,"raw_author_name":"Narek Mamikonyan","raw_affiliation_strings":["Microelectronics Yerevan State University, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Yerevan State University, Yerevan, Armenia","institution_ids":["https://openalex.org/I196551433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049467987","display_name":"N.V. Melikyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Nazeli Melikyan","raw_affiliation_strings":["Microelectronics National Polytechnic University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Microelectronics National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016541569","display_name":"Ruben Musayelyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Ruben Musayelyan","raw_affiliation_strings":["Microelectronics National Polytechnic University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Microelectronics National Polytechnic University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089262888"],"corresponding_institution_ids":["https://openalex.org/I196551433"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.61762741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.8981436491012573},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8258702754974365},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.7062184810638428},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5903364419937134},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5453464984893799},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.49647456407546997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39090606570243835},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2517589032649994},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22172501683235168},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.08719348907470703},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.06917640566825867}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.8981436491012573},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8258702754974365},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.7062184810638428},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5903364419937134},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5453464984893799},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.49647456407546997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39090606570243835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2517589032649994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22172501683235168},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.08719348907470703},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.06917640566825867},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts50664.2020.9224772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts50664.2020.9224772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1488806415","https://openalex.org/W2016652650","https://openalex.org/W2038320457","https://openalex.org/W2108172432","https://openalex.org/W2169602094","https://openalex.org/W2171122001","https://openalex.org/W2605150525","https://openalex.org/W2612219836","https://openalex.org/W2807453315","https://openalex.org/W2900015380"],"related_works":["https://openalex.org/W2493360346","https://openalex.org/W2109799272","https://openalex.org/W4233629644","https://openalex.org/W1488806415","https://openalex.org/W4255681223","https://openalex.org/W4283721994","https://openalex.org/W2319035808","https://openalex.org/W184298953","https://openalex.org/W3014070231","https://openalex.org/W2541000087"],"abstract_inverted_index":{"The":[0],"IR":[1,28,48,62,78,106,118],"drop":[2,29,49,63,79,107,119],"effect":[3,30,50],"on":[4,81,94,105],"the":[5,47,91,115,124],"supply":[6],"network":[7],"increases":[8],"very":[9],"fast":[10],"with":[11,113],"technology":[12],"scaling.":[13],"This":[14],"can":[15,64],"lead":[16,65],"to":[17,66,70,77],"an":[18,75],"integrated":[19],"circuit":[20],"(IC)":[21],"speed":[22],"reduction":[23],"and":[24,102],"timing":[25,58],"issues.":[26],"For":[27],"reduction,":[31],"different":[32],"techniques":[33],"are":[34],"used,":[35,85],"such":[36],"as":[37,55],"decoupling":[38],"capacitor":[39],"insertion,":[40],"wire":[41],"sizing,":[42],"etc.In":[43],"DRAM":[44,82],"memories":[45],"also,":[46],"plays":[51],"a":[52,98],"significant":[53],"role,":[54],"aside":[56],"from":[57],"issues,":[59,68],"in":[60],"DRAM,":[61],"more":[67],"up":[69],"stored-value":[71],"loose.In":[72],"this":[73],"paper,":[74],"approach":[76],"estimation":[80],"memory":[83,95],"is":[84,87,129],"which":[86],"providing":[88],"data":[89],"about":[90],"possible":[92],"issue":[93],"banks":[96],"using":[97,114],"machine":[99],"learning":[100],"algorithm":[101],"provides":[103],"solutions":[104],"reduction.":[108],"Testing":[109],"results":[110],"show,":[111],"that":[112],"proposed":[116],"method,":[117],"reduces":[120],"by":[121,131],"13%,":[122],"but":[123],"available":[125],"routing":[126],"track":[127],"count":[128],"decreased":[130],"14%.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}