{"id":"https://openalex.org/W2982334625","doi":"https://doi.org/10.1109/ewdts.2019.8884476","title":"Qubit Test Synthesis Processor for SoC Logic","display_name":"Qubit Test Synthesis Processor for SoC Logic","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2982334625","doi":"https://doi.org/10.1109/ewdts.2019.8884476","mag":"2982334625"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2019.8884476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2019.8884476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091185915","display_name":"Wajeb Gharibi","orcid":"https://orcid.org/0000-0001-8576-7291"},"institutions":[{"id":"https://openalex.org/I75421653","display_name":"University of Missouri\u2013Kansas City","ror":"https://ror.org/01w0d5g70","country_code":"US","type":"education","lineage":["https://openalex.org/I75421653"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wajeb Gharibi","raw_affiliation_strings":["University of Missouri, Kansas City, MO, USA"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Kansas City, MO, USA","institution_ids":["https://openalex.org/I75421653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090139312","display_name":"David Devadze","orcid":"https://orcid.org/0009-0006-1669-1426"},"institutions":[{"id":"https://openalex.org/I12153360","display_name":"Batumi Shota Rustaveli State University","ror":"https://ror.org/0212gyx73","country_code":"GE","type":"education","lineage":["https://openalex.org/I12153360"]}],"countries":["GE"],"is_corresponding":false,"raw_author_name":"David Devadze","raw_affiliation_strings":["Batumi Shota Rustaveli State University, Batumi, Georgia"],"affiliations":[{"raw_affiliation_string":"Batumi Shota Rustaveli State University, Batumi, Georgia","institution_ids":["https://openalex.org/I12153360"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044434351","display_name":"Vladimir Hahanov","orcid":"https://orcid.org/0000-0001-5312-5841"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Vladimir Hahanov","raw_affiliation_strings":["Design Automation Department, Kharkov National University of Radioelectronics, Kharkov, Ukraine","Kharkov National University of Radioelectronics, Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056287449","display_name":"Eugenia Litvinova","orcid":"https://orcid.org/0000-0002-9797-5271"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Eugenia Litvinova","raw_affiliation_strings":["Design Automation Department, Kharkov National University of Radioelectronics, Kharkov, Ukraine","Kharkov National University of Radioelectronics, Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087212082","display_name":"Ivan Hahanov","orcid":null},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Ivan Hahanov","raw_affiliation_strings":["Design Automation Department, Kharkov National University of Radioelectronics, Kharkov, Ukraine","Kharkov National University of Radioelectronics, Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5091185915"],"corresponding_institution_ids":["https://openalex.org/I75421653"],"apc_list":null,"apc_paid":null,"fwci":1.2038,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78293765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.725750207901001},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4981658458709717},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4979875087738037},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.4950198531150818},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4900568723678589},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44992104172706604},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44778358936309814},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.44290804862976074},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.42442551255226135},{"id":"https://openalex.org/keywords/boolean-expression","display_name":"Boolean expression","score":0.38512304425239563},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3611915707588196},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10634496808052063}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.725750207901001},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4981658458709717},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4979875087738037},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.4950198531150818},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4900568723678589},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44992104172706604},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44778358936309814},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.44290804862976074},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.42442551255226135},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.38512304425239563},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3611915707588196},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10634496808052063},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2019.8884476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2019.8884476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W89984018","https://openalex.org/W1602555216","https://openalex.org/W1935431969","https://openalex.org/W1969837086","https://openalex.org/W1985563424","https://openalex.org/W2008239736","https://openalex.org/W2103790625","https://openalex.org/W2106850456","https://openalex.org/W2108122578","https://openalex.org/W2119365910","https://openalex.org/W2162822316","https://openalex.org/W2491679664","https://openalex.org/W2769997687","https://openalex.org/W2777441670","https://openalex.org/W2794329359","https://openalex.org/W2900403875","https://openalex.org/W2945209635","https://openalex.org/W2990961515","https://openalex.org/W3160848581","https://openalex.org/W4231056316","https://openalex.org/W6603589353","https://openalex.org/W6640735579","https://openalex.org/W6746499185"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W1412895167","https://openalex.org/W2165817266","https://openalex.org/W1493811107","https://openalex.org/W4238986168","https://openalex.org/W4240466429","https://openalex.org/W2090113622","https://openalex.org/W112304999"],"abstract_inverted_index":{"A":[0,68,99],"qubit":[1,87,117,127,156],"method":[2,90],"for":[3,52,110,125],"synthesizing":[4],"tests":[5],"of":[6,9,24,31,35,38,63,73,96,108,113,115,122,152],"discrete":[7],"functions":[8,151],"SoC":[10,123],"components":[11],"is":[12,66,76,79],"proposed,":[13],"which":[14,47,78],"leverages":[15],"Boolean":[16,74,128],"derivatives":[17,75,129],"with":[18],"respect":[19],"to":[20,59,81,92],"a":[21,105,141],"vector":[22,69],"description":[23],"logic":[25,124,150],"element's":[26],"behavior":[27],"in":[28,43,85,140],"the":[29,36,61,86,94,116,149],"form":[30,72],"Q-coverage.":[32],"The":[33,132],"primacy":[34],"metrics":[37],"mathematical":[39],"and":[40,50,91,119,136],"technological":[41],"relations":[42],"data":[44,55,120,134],"structure,":[45],"on":[46,146],"effective":[48],"algorithms":[49],"methods":[51,137],"controlling":[53],"or":[54,71],"processing":[56,112],"are":[57,130,138],"built":[58],"achieve":[60],"performance":[62],"testing":[64,148],"processes,":[65],"formulated.":[67],"model":[70],"introduced,":[77],"used":[80],"synthesize":[82],"deductive":[83],"matrices":[84],"fault":[88],"simulation":[89],"evaluate":[93],"quality":[95],"test":[97],"sequences.":[98],"tree-driven":[100],"ATPG":[101],"processor,":[102],"represented":[103],"by":[104],"binary":[106],"tree-graph":[107],"xor-elements":[109],"parallel":[111,147],"parts":[114],"coverage,":[118],"structures":[121,135],"calculating":[126],"proposed.":[131],"proposed":[133],"implemented":[139],"software":[142],"application":[143],"that":[144],"focuses":[145],"digital":[153],"systems-on-chips":[154],"using":[155],"coverage.":[157]},"counts_by_year":[{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}