{"id":"https://openalex.org/W2982401510","doi":"https://doi.org/10.1109/ewdts.2019.8884409","title":"From Abstract Modeling of ADAS Applications to an Accelerator-based Hardware Realization","display_name":"From Abstract Modeling of ADAS Applications to an Accelerator-based Hardware Realization","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2982401510","doi":"https://doi.org/10.1109/ewdts.2019.8884409","mag":"2982401510"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2019.8884409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2019.8884409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010880642","display_name":"Samira Ahmadi Farsani","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Samira Ahmadi Farsani","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088695299","display_name":"Katayoon Basharkhah","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Katayoon Basharkhah","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070542703","display_name":"Amin Mohaghegh","orcid":"https://orcid.org/0009-0006-7953-8963"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amin Mohaghegh","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010880642"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13996869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.823028564453125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7893524765968323},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.724034309387207},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6405084729194641},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6300587058067322},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6237171292304993},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6109375357627869},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5657097101211548},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5026140213012695},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5014469623565674},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.48682159185409546},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.4855070114135742},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.45058673620224},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4503289461135864},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4387027621269226},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.43488991260528564},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38718992471694946},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.36134034395217896},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3519974946975708},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.13730040192604065},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0871044397354126}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.823028564453125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7893524765968323},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.724034309387207},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6405084729194641},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6300587058067322},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6237171292304993},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6109375357627869},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5657097101211548},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5026140213012695},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5014469623565674},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.48682159185409546},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.4855070114135742},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.45058673620224},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4503289461135864},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4387027621269226},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.43488991260528564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38718992471694946},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.36134034395217896},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3519974946975708},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.13730040192604065},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0871044397354126},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2019.8884409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2019.8884409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2012675325","https://openalex.org/W2025516544","https://openalex.org/W2169740382","https://openalex.org/W2510844774","https://openalex.org/W2765663085","https://openalex.org/W2896277950","https://openalex.org/W3203992401","https://openalex.org/W6656594533","https://openalex.org/W6684981799"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W2576551918","https://openalex.org/W2548514518","https://openalex.org/W2059569687","https://openalex.org/W1996984607","https://openalex.org/W2159088510","https://openalex.org/W2170029576","https://openalex.org/W2975035977","https://openalex.org/W2146455550","https://openalex.org/W2082608515"],"abstract_inverted_index":{"Abstraction":[0],"alongside":[1],"with":[2],"multi-level":[3,75],"modeling":[4,77],"of":[5,26,29,83,89],"embedded":[6,31],"real-time":[7],"systems,":[8],"such":[9],"as":[10,102],"ADAS":[11],"applications,":[12],"has":[13],"gained":[14],"attention":[15],"for":[16,60],"system":[17],"analysis":[18],"and":[19,41,48,79,93],"hardware":[20,61,81],"realization.":[21],"Due":[22],"to":[23,56],"the":[24,27,90],"complexity":[25],"state":[28],"art":[30],"digital":[32],"signal":[33],"processing,":[34],"pre-evaluation":[35],"before":[36],"design":[37,62],"can":[38],"reduce":[39],"time":[40],"performance":[42],"hinders.":[43],"As":[44],"a":[45,73,84,103],"system-level":[46],"language":[47],"framework,":[49],"SystemC":[50,85],"is":[51,100],"used":[52,68],"in":[53,69],"this":[54,70],"work":[55],"exercise":[57],"its":[58],"suitability":[59],"space":[63],"exploration":[64],"(DSE).":[65],"The":[66],"methodology":[67],"paper":[71],"provides":[72],"hardware/software,":[74],"unified":[76],"environment":[78],"shows":[80],"realization":[82],"model":[86],"considering":[87],"concurrency":[88],"modules,":[91],"modularity,":[92],"synchronization":[94],"features.":[95],"A":[96],"vehicle":[97],"detection":[98],"application":[99],"evaluated":[101],"case":[104],"study.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}