{"id":"https://openalex.org/W2982294623","doi":"https://doi.org/10.1109/ewdts.2019.8884387","title":"Design of Real-Time System Logic Control on FPGA","display_name":"Design of Real-Time System Logic Control on FPGA","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2982294623","doi":"https://doi.org/10.1109/ewdts.2019.8884387","mag":"2982294623"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2019.8884387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2019.8884387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047837876","display_name":"Maryna M\u0456roshnyk","orcid":"https://orcid.org/0000-0002-2231-2529"},"institutions":[{"id":"https://openalex.org/I4210151026","display_name":"Ukrainian State University of Railway Transport","ror":"https://ror.org/05f8ce979","country_code":"UA","type":"education","lineage":["https://openalex.org/I4210151026"]}],"countries":["UA"],"is_corresponding":true,"raw_author_name":"Maryna Miroshnyk","raw_affiliation_strings":["Ukrainian State University of Railway Transport, Kharkiv, Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-2231-2529","affiliations":[{"raw_affiliation_string":"Ukrainian State University of Railway Transport, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I4210151026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017713857","display_name":"Alexander Shkil","orcid":"https://orcid.org/0000-0003-1071-3445"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Olexander Shkil","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":"https://orcid.org/0000-0003-1071-3445","affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056169678","display_name":"Elvira Kulak","orcid":"https://orcid.org/0000-0002-8441-5187"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Elvira Kulak","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-8441-5187","affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029071876","display_name":"\u0414\u0430\u0440\u0456\u044f \u0420\u0430\u0445\u043b\u0456\u0441","orcid":"https://orcid.org/0000-0002-6652-1840"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Dariia Rakhlis","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-6652-1840","affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008981399","display_name":"Inna Filippenko","orcid":"https://orcid.org/0000-0002-3584-2107"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Inna Filippenko","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-3584-2107","affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056118218","display_name":"Maksym Hoha","orcid":null},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Maksym Hoha","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069854768","display_name":"Mykyta Malakhov","orcid":null},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Mykyta Malakhov","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053935453","display_name":"Vladyslav Sergienko","orcid":null},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Vladyslav Sergienko","raw_affiliation_strings":["Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5047837876"],"corresponding_institution_ids":["https://openalex.org/I4210151026"],"apc_list":null,"apc_paid":null,"fwci":0.2468,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52253735,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8392513394355774},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8305200338363647},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7190061211585999},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6132365465164185},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5956317186355591},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5775918960571289},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5393931269645691},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5133091807365417},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.49735167622566223},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4962926506996155},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45600637793540955},{"id":"https://openalex.org/keywords/state-diagram","display_name":"State diagram","score":0.44640398025512695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4459373950958252},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.445893794298172},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4092302620410919},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.331948459148407},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17755600810050964},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1071862280368805}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8392513394355774},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8305200338363647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7190061211585999},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6132365465164185},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5956317186355591},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5775918960571289},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5393931269645691},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5133091807365417},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.49735167622566223},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4962926506996155},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45600637793540955},{"id":"https://openalex.org/C16671368","wikidata":"https://www.wikidata.org/wiki/Q230885","display_name":"State diagram","level":3,"score":0.44640398025512695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4459373950958252},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.445893794298172},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4092302620410919},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.331948459148407},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17755600810050964},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1071862280368805}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2019.8884387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2019.8884387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1990687584","https://openalex.org/W2101508170","https://openalex.org/W2110970068","https://openalex.org/W2570047840","https://openalex.org/W2768345838","https://openalex.org/W2899717061","https://openalex.org/W6731341904"],"related_works":["https://openalex.org/W2141004294","https://openalex.org/W2363829830","https://openalex.org/W2039193071","https://openalex.org/W35543821","https://openalex.org/W1515500413","https://openalex.org/W2097236935","https://openalex.org/W2366672283","https://openalex.org/W2127009070","https://openalex.org/W2064892006","https://openalex.org/W2157905069"],"abstract_inverted_index":{"Problems":[0],"of":[1,32,45,54,65,90],"real-time":[2],"hardware":[3,38,84],"logic":[4],"control":[5,14,34,92],"systems":[6],"design":[7,31],"on":[8,19,71],"the":[9,33,43,46,55,63,66,72,87,91],"FPGA":[10,75],"are":[11],"considered.":[12],"The":[13,30,51,83],"algorithm":[15],"is":[16,49],"implemented":[17],"based":[18],"a":[20,26],"timed":[21],"FSM":[22],"model,":[23],"represented":[24],"by":[25],"temporal":[27],"state":[28],"diagram.":[29],"device":[35,93],"model":[36,56],"using":[37,60,78],"description":[39],"language":[40],"VHDL":[41],"in":[42],"form":[44],"three-process":[47],"pattern":[48],"made.":[50],"functional":[52],"verification":[53],"was":[57,68],"carried":[58,69],"out":[59,70],"Active-HDL":[61],"tools,":[62],"synthesis":[64],"circuit":[67,88],"Spartan":[73],"3E":[74],"technology":[76],"platform":[77],"Xilinx":[79],"ISE":[80],"CAD":[81],"tools.":[82],"costs":[85],"for":[86],"implementation":[89],"were":[94],"analyzed.":[95]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}